Shopping Cart Checkout Shipping Cost Download Website

Home

MP3 Player

8051 Tools

All Projects

PJRC Store

Site Map

You are here: OSU8 Microprocessor Schematic OSU8 Core Buffers 8-Bit, TMP-l

Search PJRC

OSU8 Microprocessor Overview CPU Programming Hardware Info Schematic Xilinx Implementation Address Decoder OSU8 Core Normal Size Large Size 8-Bit Data ALU 16-Bit Addr ALU Control State Machine State Register Bus Control Accumulator B Register Status Bits Operand Register Program Counter Stack Pointer P1 Pointer P2 Pointer 16-Bit Equals Temp Register 8-Bit Zero Buffers 8-Bit, ALU 8-Bit, Din 8-Bit, TMP-h 8-Bit, TMP-l 8-Bit, Operand 16-Bit, B to C 16-Bit, C to D 16-Bit, P1 A 16-Bit, P1 C 16-Bit, P2 A 16-Bit, P2 C 16-Bit, PC A 16-Bit, PC C 16-Bit, SP A 16-Bit, SP C 16-Bit, 8 to D Full Hierarchy Index Implementation Download Files

Tri-State Buffer, 16-Bit Bus LSB to 8-Bit Bus

Return to OSU8 Main Schematic

Complete List of All OSU8 Schematics