[CMSC 411 Home] | [Syllabus] | [Project] | [VHDL resource] | [Homework 1-6] | [lecture notes]

[Homework 7-12] | [news] | [files]

CMSC 411 Computer Architecture Syllabus Spring 2011

Class schedule, topic and assignments

  Monday and Wednesday   1:00pm-2:15pm  ITE 229

 Reading assignments: from fourth edition of textbook, 3rd ed OK.
 Homework and projects are due midnight on the date listed.
 Computer Engineering majors have additional tasks in
 some assignments.
 


Lec Date   Subject                            Reading          Homework
                                                               assigned due

 1.
    1/26   Introduction, terminology          1.1-1.5          HW1

 2. 
    1/31   Benchmarks                         1.7

 3. 
    2/2    Performance,                       1.4              HW2     HW1

 4. 
    2/7    CPU operation                      skim 2.1-2.11
                                              read p78  

 5. 
    2/9    Instructions and registers         skim 2.1-2.11    HW3     HW2
                                              read p121

 6. 
    2/14   VHDL introduction                  VHDL web Pages

 7. 
    2/16   Arithmetic                         C.5-C.6          HW4     HW3
                                              VHDL WEB Pages

 8. 
    2/21   ALU                                3.1-3.2 

 9. 
    2/23   Multiply                           3.3              HW5     HW4*

 10. 
    2/28   Divide                             3.4

 11. 
    3/2    Floating Point                     3.5 

 12. 
    3/7    VHDL - circuits and debugging      VHDL web pages   HW6     HW5     

 13. 
    3/9    Microprogramming - review          web pages 

 14. 
    3/14   mid-term exam                                       study

 15. 
    3/16   Control Unit                       5.1-5.4                    

Spring Break 

 16. 
    3/28   Pipelining 1                       4.1-4.3                   HW6*

 17. 
    3/30   Pipelining 2                       4.5-4.6          HW7

 18. 
    4/4    Project outline and VHDL           VHDL web pages   proj1

 19. 
    4/6    Pipelining Data Forwarding         4.7              proj2a   HW7

 20. 
    4/11   Hazard and stalls                  4.7              HW8      Proj1*
                                                               proj2b

 21. 
    4/13   Cache                              5.1-5.2          HW9

 22. 
    4/18   Cache performance                  5.3              proj3a   HW8

 23. 
    4/20   Virtual memory 1                   5.4              HW10     HW9
                                                                        Proj2a*

 24. 
    4/25   Virtual memory 2                   web page         proj3b

 25. 
    4/27   I/O types and performance          6.3-6.7          HW11     HW10
                                                                        Proj2b*

 26. 
    5/2    DVR, DVD-RW, CDR, CD-RW            web page

 27.
    5/4    Busses, I/O-processor connection   6.5              HW12     HW11
                                                                        Proj3a*

 28. 
    5/9    Multiprocessors                    skim 7.1-7.4
           Review, study guide                                 study

 29.                                       
    5/11   No class, use time to study web pages

 30. 
  Wed  5/18  Final Exam   1:00pm-3:00pm  room ITE 229
  (Bring ID card, show when turning in exam.)
                                                                        HW12
                                                                        Proj3b

    No late homework or project accepted after midnight 5/18
    Late penalty is 10% per week, penalty limit 50%.
    * submitted, not graded until next weekend (not late for a while)
    Projects are graded only once, do not do "submit" until finished.
    Check will be made for copying after midnight 5/18.
    Missing or copied projects get a zero.

Other links

Last updated 4/29/11