[CMSC 411 Home] | [Syllabus] | [Project] | [VHDL resource] | [Homework 1-6] | [lecture notes]

[Homework 7-12] | [news] | [files]

CMSC 411 Computer Architecture Syllabus Fall 2009

Class schedule, topic and assignments for both sections

 Tuesday and Thursday   4:00pm-5:15pm  ACIV 150
Wednesday and Friday    2:30pm- 3:45pm SOND 204

 Reading assignments: from fourth edition of textbook, 3rd ed OK.
 Homework and projects are due midnight on the later date listed.
 Same lectures, same homework, both sections.
 Computer Engineering majors have additional tasks in
 some assignments.


Lec Date   Subject                            Reading          Homework
                                                               assigned due

 1.
    9/1    Introduction, terminology          1.1-1.5          HW1
    9/2

 2. 
    9/3    Benchmarks                         1.7
    9/4

 3. 
    9/8    Performance,                       1.4              HW2       HW1
    9/9

 4. 
    9/10   CPU operation                      skim 2.1-2.11
    9/11                                      read p78  

 5. 
    9/15   Instructions and registers         skim 2.1-2.11    HW3       HW2
    9/16                                      read p121

 6. 
    9/17   VHDL introduction                  VHDL web Pages
    9/18

 7. 
    9/22   Arithmetic                         C.5-C.6          HW4       HW3
    9/23                                      VHDL WEB Pages

 8. 
    9/24   ALU                                3.1-3.2          
    9/25

 9. 
    9/29   Multiply                           3.3              HW5
    9/30

 10. 
    10/1   Divide                             3.4                        HW4*
    10/2

 11. 
    10/6   Floating Point                     3.5 
    10/7

 12. 
    10/8   VHDL - circuits and debugging      VHDL web pages   HW6       HW5
    10/9

 13. 
    10/13  Microprogramming - review          web pages
    10/14

 14. 
    10/15  mid-term exam                                       study
    10/16

 15. 
    10/20  Control Unit                       5.1-5.4                    HW6*
    10/21

 16. 
    10/22  Pipelining 1                       4.1-4.3    
    10/23

 17. 
    10/27  Pipelining 2                       4.5-4.6          HW7
    10/28

 18. 
    10/29  Project outline and VHDL           VHDL web pages   proj1
    10/30

 19. 
    11/3   Pipelining Data Forwarding         4.7              proj2a    HW7
    11/4

 20. 
    11/5   Hazard and stalls                  4.7              HW8       Proj1*
    11/6                                                       proj2b

 21. 
    11/10  Cache                              5.1-5.2          HW9
    11/11

 22. 
    11/12  Cache performance                  5.3              proj3a
    11/13

 23. 
    11/17  Virtual memory 1                   5.4              HW10      HW8     
    11/18                                                                Proj2a*

 24. 
    11/19  Virtual memory 2                   web page         proj3b    HW9
    11/20

 25. 
    11/24  I/O types and performance          6.3-6.7          HW11      HW10
    11/25                                                                Proj2b*

 26. 
    12/1   DVR, DVD-RW, CDR, CD-RW            web page
    12/2

 27.
    12/3   Busses, I/O-processor connection   6.5              HW12      HW11
    12/4                                                                 Proj3a*

 28. 
    12/8   Multiprocessors                    skim 7.1-7.4
    12/9

 29. 
    12/10  Review                                              study     HW12
    12/11                                                                Proj3b*

 30. 
  12/22  Final Exam 0101  3:30pm-5:30pm  room ACIV 150  (none other than these two)
  12/18  Final Exam 0201  1:00pm-3:00pm  room SOND 204  (none other than these two)
  (take either exam, Bring ID card, show when turning in exam.)

    No late homework or project accepted after midnight 12/22
    Late penalty is 10% per week, penalty limit 50%.
    * submitted, not graded until next weekend (not late for a while)
    Projects are graded only once, do not do "submit" until finished.
    Check will be made for copying after midnight 12/22.
    Missing or copied projects get a zero.

Other links

Last updated 11/19/09