[CMSC 411 Home] | [Syllabus] | [Project] | [VHDL resource] | [Homework 1-6] | [lecture notes]

[Homework 7-12] | [news] | [files]

CMSC 411 Computer Architecture Syllabus Fall 2008

Class schedule, topic and assignments for both sections

 0101 Tuesday and Thursday   4:00pm-5:15pm  ITE 231
 0201 Wednesday and Friday   2:30pm-3:45pm  ITE 227

 Reading assignments: from third edition of textbook.
 Homework and projects are due on the later date listed.
 Computer Engineering majors have additional tasks in
 some assignments.


Lec Date   Subject                                 Reading     Homework
                                                               assigned due

 1.
    8/27   Introduction, terminology               1.1-1.5     HW1
    8/28

 2. 
    8/29   Benchmarks                              4.1-4.5
    9/2

 3. 
    9/3    Performance,                            4.4-4.7     HW2       HW1
    9/4

 4. 
    9/5    CPU operation                      skim 2.1-2.7
    9/9                                       read p60-64  

 5. 
    9/10   Instructions and registers         skim 2.8-2.15    HW3       HW2
    9/11                                      read p97-101

 6. 
    9/12   VHDL introduction                  VHDL WEB Pages
    9/16

 7. 
    9/17   Arithmetic                              3.1-3.3     HW4       HW3
    9/18                                      VHDL WEB Pages

 8. 
    9/19   ALU                               B.5-B.6 on CD          
    9/23

 9. 
    9/24   Multiply                                3.4         HW5
    9/25

 10. 
    9/26   Divide                                  3.5                   HW4*
    9/30

 11. 
    10/1   Floating Point                          3.6 
    10/2

 12. 
    10/3   VHDL - circuits and debugging     VHDL web pages    HW6       HW5
    10/7

 13. 
    10/8   Microprogramming - review               5.5
    10/9

 14. 
    10/10   mid-term exam                                      study
    10/14

 15. 
    10/15   Control Unit                           5.1-5.4
    10/16

 16. 
    10/17   Pipelining 1                           6.1                   HW6*
    10/21

 17. 
    10/22   Pipelining 2                           6.2-6.3 
    10/23

 18. 
    10/24   Project outline and VHDL         VHDL web pages     HW7
    10/28                                                       proj1

 19. 
    10/29   Pipelining Data Forwarding             6.4-6.6      proj2a
    10/30

 20. 
    10/31   Hazard and stalls                      6.4-6.6      HW8      HW7
    11/4                                                        proj2b

 21. 
    11/5    Cache                                  7.1-7.2      HW9      Proj1*
    11/6

 22. 
    11/7   Cache performance                       7.3          proj3a   HW8
    11/11

 23. 
    11/12  Virtual memory 1                        7.4-7.5      HW10     HW9     
    11/13                                                                Proj2a*

 24. 
    11/14  Virtual memory 2                        WEB page     proj3b
    11/18

 25. 
    11/19  I/O types and performance               8.1-8.3      HW11     HW10
    11/20                                                                Proj2b*

 26. 
    11/21  DVR, DVD-RW, CDR, CD-RW                 WEB page
    11/25

 27.
    11/26  Busses, I/O-processor connection        8.4-8.7      HW12     HW11
    12/2                                                                 Proj3a*

 28. 
    12/3   Multiprocessors                    skim 9.1-9.4
    12/4

 29. 
    12/5   Review                                   study                HW12
    12/9                                                                 Proj3b*

 31. 
  12/16  Final Exam 0101  3:30-5:30 room ITE 231  (none other than these two)
  12/12  Final Exam 0201  1:00-3:00 room ITE 227  (none other than these two)
  (take either exam, Bring ID card, show when turning in exam.)

    No late homework or project accepted after midnight 12/16
    Late penalty is 10% per week, penalty limit 50%.
    * submitted, not graded until next weekend (not late for a while)
    Projects are graded only once, do not do "submit" until finished.
    Check will be made for copying after midnight 12/16.
    Missing or copied projects get a zero.

Other links

Last updated 12/5/08