<- previous index next ->
The CPU can be described by control paths and data paths. This lecture will follow a few instructions through the data paths indicated in the architecture schematic in lecture 24 We then consider instruction timing and the possible improvement of having higher clock speeds with a pipelined computer architecture.
<- previous index next ->