An Accurate Worst Case Execution Timing Analysis for RISC processors

> Presented by Manoj Sivakumar



- Introduction
- Issues in estimating WCET for RISC processors
- WCET Timing Analysis
- Preliminary Results
- Conclusion

Introduction

- Estimation of WCET (Worst Case Execution Time) is critical for Real Time Applications
- The tighter the bound on WCET the better for us – as long as all the deadlines are met
- A really pessimistic estimate would surely be a waste of time and resources

Introduction

..contd

 For RISC (Reduced Instruction Set Computer) processors estimating
 WCET becomes more complex because of issues with

- Pipelining effects
- Cache Hits/Misses
- The paper presents one such mechanism that computes WCET including the effect of Pipelining and Cache

Issues with RISC Processors for WCET Estimation

PIPELINING

- WCET analysis of individual basic blocks has been presented in literature
- But effect of Pipelining across Basic blocks has not been analyzed – this is a serious impact.
- Having a generic method for pipelining which can be applicable to any processor is necessary

Issues with RISC Processors for WCET Estimation

Effect of Cache – Unpredictable behavior of Cache stems from

- Inter-task interference
- Intra-task interference

Issues with RISC Processors for WCET Estimation

- Intra-task Interference
 - Occurs when more than one memory block of the same task compete with each other for the same cache block
 - These misses can be of 2 types
 - Capacity Misses
 - Conflict Misses

Issues with RISC Processors for WCET Estimation

- Inter-task Interference
 - This occurs when tasks can be pre-empted
 - This type of cache misses cannot be avoided unless we have cache-partitioning
 - But how effective is cache-partitioning is very much an open issue as the number of tasks increases cache partitioning will become ineffective

For incorporating effect of Pipelining

- Because of overlapped execution a block's timing analysis will depend on the surrounding blocks – hence just calculating a simple time bound will not be effective
- So the authors construct a set of reservation tables

RESERVATION TABLE FOR A GIVEN PIECE OF CODE ON A MIPS PIPELINE

iw \$25, 16(\$23) nop iw \$34, 16(\$22) nop mult \$25, \$24 mflo \$25 addu \$21, \$21, \$25

		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	10	20	21
	IF .	Х	х	Х	х	Х	Х	х														
	RD		х	х	Х	Х	х	Х	Х													
	ALU			х	х	Х	х												х	х		
	MD							Х	Х	Х	х	Х	х	х	х	Х	х	х		Х	X.	
	DIV																					
	MEM				х	Х	х	х												Х	Х	
	WB					Х	х	Х	х												X	Х

- A program with an IF statement may have more than 1 execution path
- Moreover it is difficult to predict which path corresponds to worst case execution
- Consider the following example

R1 – THEN path

R2 – ELSE path



	1	20	5	4	5	6	7	Û	9	10	11	12	13	14	15
ця.	х	х						х	х	х	х				
RD		х	х						×	х	\mathbf{x}	х			
AUU			х	х				х	х	х	\mathbf{x}	х	ж		
MD				х	х	х	х								
ØW															
NEW					х					х	х	х	ж	х	
WB						х					х	х	ж	х	х





Worst Case Timing Abstraction (WCTA)

```
struct pipeline_timing_information {
    time t<sub>max</sub>;
    reservation_table head[δ<sub>head</sub>];
    reservation_table tail[δ<sub>tail</sub>];
```



- With each program we maintain a set of reservation tables and this forms the WCTA
- With this at hand consider 2 sequential blocks S: S1;S2
- Now the WCET of these 2 blocks together can be calculated using the formula

$$W(S) = W(S_1) \bigoplus W(S_2)$$

Where the operation is defined as

 $W_1\bigoplus W_2=\{w_1\oplus w_2|w_1\in W_1,w_2\in W_2\}$

Now instead of trying to understand what his exactly means – it is a simple concatenation with an overlapping merge – it will be clear with this example



	Ŧ	2	40	4	10	8	œ	10	11	12	16	16	17	18	19
IF	\mathbf{X}	х		х	ж	х	х	х	х	х	х				
RD		х	X		Х	х	х	х	Х	х	х	х			
ALU			х	х				х	х	х			х		
MD															
DIV					х	х	х	х	×	х	х	х			
MEM				х		х	х		×	х		х	х	х	
WB					х	х	х	х		х	х		х	х	х
	-								-						}

" max

= 19 cycles

- Pruning of the WCTA
 - An element in a WCTA can be eliminated if we can guarantee that the element's WCET assuming worst case scenario on the surrounding program constructs IS
 SHORTER THAN the WCET of some other element in the same WCTA assuming best case scenario for this element on the surrounding program constructs

- Loop Timing Analysis
 - In the presence of loops and if conditions the number of execution paths can grow huge and hence the set of WCTA might increase exponentially
 - The authors have shown that by using a dynamic programming approach and show that this is still feasible.

- IMPACT OF CACHE ON TIMING ANALYSIS
- Effects due to
 - Instruction Cache
 - Data Cache

- Instruction Cache
 - Execution of a block will differ depending on which execution path has been taken prior to the block – this is because of the history sensitive nature of the cache



Access order of blocks – {b2, b3, b2, b4}

 In order to include effect of Caching in timing analysis

```
struct pipeline_cache_timing_information {
   time t<sub>max</sub>;
   reservation_table head[δ<sub>head</sub>];
   reservation_table tail[δ<sub>tail</sub>];
   block_address first_reference[n<sub>block</sub>];
   block_address last_reference[n<sub>block</sub>];
};
```

- First_Reference
 - Set of instruction block addresses of the references whose hits or misses depend upon the cache contents prior to the program
- Last_Reference
 - Set of instruction blocks that will remain in cache after this block is finished execution

- The concatenation and pruning operations are now modified to update this first_reference and last_reference accordingly
- The paper gives the C code for the update but it is very simple and also we can see that it will surely give a tigher bound

- Data Cache
 - The issue with data cache is that actual address of some data reference will be know only at run time
 - So if special hardware support to handle this is not present the authors say that it is safe to assume all references are misses

Preliminary Results

- The authors have performed experiments measuring the WCET on four benchmark programs
 - Clock
 - FFT
 - I-Sort
 - S-Matrix

Preliminary Results



Conclusion

- The authors present a mechanism to include effects of Pipelining and Cache in timing analysis of WCET
- The method gives a tighter bound as it includes inter-task an intra-task dependence in estimation