FPGAs 1

CMPE691/491: Advanced FPGA Design
FPGAs

- Large array of configurable logic blocks (CLB) connected via programmable interconnects
Features and Specifications of FPGAs

Each PLB can be programmed individually to perform a unique function.

The FF can be triggered by a positive or negative-going clk.

The MUX allows selection of the LUT output or an external input.
Basic Programmable Devices

The LUT can implement any 3-input logic function.

\[ y = (a \land b) \lor \neg c \]

Truth table:

<table>
<thead>
<tr>
<th>a</th>
<th>b</th>
<th>c</th>
<th>y</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

Programmed LUT

Features and Specifications of FPGAs

MUX- vs. LUT-based Logic Blocks
There are 2 basic flavors of PLBs for medium-grained architectures, multiplexer (MUX) and lookup table (LUT).

In the MUX-based version, each input can be programmed with a logic 0, 1, or the true or inverted version of a variable.
Features and Specifications of FPGAs

MUX- vs. LUT-based Logic Blocks

Most FPGAs today are LUT-based -- here, the input signals are used as a pointer into a lookup table.

Input signals can be decoded using a hierarchy of transmission-gate MUXs.

Transmission gates pass the value on their inputs or are high-impedance.

Note that the diagram does not show the serial connection of the cells (scan chain) for simplicity.
Features and Specifications of FPGAs

Terminology and Hierarchy

The CLB also has some fast interconnect (not shown), that is used to connect neighboring slices.

The organization of LC -> Slice -> CLB is complemented by an equivalent hierarchy in the interconnect.

That is, fast interconnect between LCs in a slice, slightly slower between slices in a CLB, followed by the interconnect between CLBs.
Generic Xilinx FPGA Architecture

- FPGAs provide a highly parallel and flexible implementation platform for DSP... this diagram is representative of Xilinx DSP series devices.
Features and Specifications of FPGAs

Embedded Processor Cores (Hard and Soft)

- In a strip (called the Stripe) to the side of the FPGA fabric (cont).

  Advantages:
  The main FPGA fabric is identical for chips with and without the microprocessor.
  The FPGA vendor can bundle other features in the stripe, such as memory, special peripherals, etc.

- Embed directly into the FPGA fabric

(a) One embedded core  (b) Four embedded cores
Virtex FPGA family name

Example: \textbf{XC5VLX50T-1FFG665C}

- **Device Type**
- **Speed Grade** (-1, -2, -3\(^{(1)}\))
- **Temperature Range:**
  - \(C\) = Commercial (\(T_J = 0^\circ\text{C}\) to \(+85^\circ\text{C}\))
  - \(I\) = Industrial (\(T_J = -40^\circ\text{C}\) to \(+100^\circ\text{C}\))
- **Number of Pins**
- **Pb-Free**
- **Package Type**

Note:
1) -3 speed grade is not available in all devices
<table>
<thead>
<tr>
<th>Device</th>
<th>Configurable Logic Blocks (CLBs)</th>
<th>Block RAM Blocks</th>
<th>PowerPC Processor Blocks</th>
<th>Endpoint Blocks for PCI Express</th>
<th>Ethernet MACs</th>
<th>Max RocketI0 Transceivers</th>
<th>Total I/O Banks</th>
<th>Max User I/O</th>
</tr>
</thead>
<tbody>
<tr>
<td>XC5VLX30</td>
<td>80 x 30</td>
<td>4,800</td>
<td>320</td>
<td>64</td>
<td>32</td>
<td>1,152</td>
<td>13</td>
<td>400</td>
</tr>
<tr>
<td>XC5VLX50</td>
<td>120 x 30</td>
<td>7,200</td>
<td>480</td>
<td>96</td>
<td>48</td>
<td>1,728</td>
<td>17</td>
<td>560</td>
</tr>
<tr>
<td>XC5VLX85</td>
<td>120 x 54</td>
<td>12,960</td>
<td>840</td>
<td>192</td>
<td>96</td>
<td>3,456</td>
<td>17</td>
<td>560</td>
</tr>
<tr>
<td>XC5VLX110</td>
<td>160 x 54</td>
<td>17,280</td>
<td>1,120</td>
<td>256</td>
<td>128</td>
<td>4,608</td>
<td>23</td>
<td>800</td>
</tr>
<tr>
<td>XC5VLX155</td>
<td>160 x 76</td>
<td>24,320</td>
<td>1,640</td>
<td>384</td>
<td>192</td>
<td>6,912</td>
<td>23</td>
<td>800</td>
</tr>
<tr>
<td>XC5VLX220</td>
<td>160 x 108</td>
<td>34,560</td>
<td>2,280</td>
<td>384</td>
<td>192</td>
<td>6,912</td>
<td>23</td>
<td>800</td>
</tr>
<tr>
<td>XC5VLX330</td>
<td>240 x 108</td>
<td>51,840</td>
<td>3,420</td>
<td>576</td>
<td>288</td>
<td>10,368</td>
<td>33</td>
<td>1,200</td>
</tr>
<tr>
<td>XC5VLX20T</td>
<td>60 x 26</td>
<td>3,120</td>
<td>210</td>
<td>52</td>
<td>26</td>
<td>936</td>
<td>4</td>
<td>172</td>
</tr>
<tr>
<td>XC5VLX30T</td>
<td>80 x 30</td>
<td>4,800</td>
<td>320</td>
<td>72</td>
<td>36</td>
<td>1,296</td>
<td>8</td>
<td>360</td>
</tr>
<tr>
<td>XC5VLX50T</td>
<td>120 x 30</td>
<td>7,200</td>
<td>480</td>
<td>120</td>
<td>60</td>
<td>2,160</td>
<td>12</td>
<td>480</td>
</tr>
<tr>
<td>XC5VLX85T</td>
<td>120 x 54</td>
<td>12,960</td>
<td>840</td>
<td>216</td>
<td>108</td>
<td>3,888</td>
<td>12</td>
<td>480</td>
</tr>
<tr>
<td>XC5VLX110T</td>
<td>160 x 54</td>
<td>17,280</td>
<td>1,120</td>
<td>296</td>
<td>148</td>
<td>5,328</td>
<td>16</td>
<td>680</td>
</tr>
<tr>
<td>XC5VLX155T</td>
<td>160 x 76</td>
<td>24,320</td>
<td>1,640</td>
<td>424</td>
<td>212</td>
<td>7,632</td>
<td>16</td>
<td>680</td>
</tr>
<tr>
<td>XC5VLX220T</td>
<td>160 x 108</td>
<td>34,560</td>
<td>2,280</td>
<td>424</td>
<td>212</td>
<td>7,632</td>
<td>16</td>
<td>680</td>
</tr>
<tr>
<td>XC5VLX330T</td>
<td>240 x 108</td>
<td>51,840</td>
<td>3,420</td>
<td>648</td>
<td>324</td>
<td>11,664</td>
<td>24</td>
<td>960</td>
</tr>
<tr>
<td>XC5VSX35T</td>
<td>80 x 34</td>
<td>5,440</td>
<td>520</td>
<td>192</td>
<td>84</td>
<td>3,024</td>
<td>8</td>
<td>360</td>
</tr>
<tr>
<td>XC5VSX50T</td>
<td>120 x 34</td>
<td>8,160</td>
<td>780</td>
<td>264</td>
<td>132</td>
<td>4,752</td>
<td>12</td>
<td>480</td>
</tr>
<tr>
<td>XC5VSX95T</td>
<td>160 x 46</td>
<td>14,720</td>
<td>1,520</td>
<td>640</td>
<td>244</td>
<td>8,784</td>
<td>16</td>
<td>960</td>
</tr>
<tr>
<td>XC5VSX240T</td>
<td>240 x 78</td>
<td>37,440</td>
<td>4,200</td>
<td>1,056</td>
<td>516</td>
<td>18,576</td>
<td>24</td>
<td>960</td>
</tr>
<tr>
<td>XC5VTX150T</td>
<td>200 x 58</td>
<td>23,200</td>
<td>1,500</td>
<td>456</td>
<td>228</td>
<td>8,208</td>
<td>40</td>
<td>680</td>
</tr>
<tr>
<td>XC5VTX240T</td>
<td>240 x 78</td>
<td>37,440</td>
<td>2,400</td>
<td>648</td>
<td>324</td>
<td>11,664</td>
<td>48</td>
<td>680</td>
</tr>
<tr>
<td>XC5VFX30T</td>
<td>80 x 38</td>
<td>5,120</td>
<td>380</td>
<td>136</td>
<td>68</td>
<td>2,448</td>
<td>8</td>
<td>360</td>
</tr>
<tr>
<td>XC5VFX70T</td>
<td>160 x 38</td>
<td>11,200</td>
<td>820</td>
<td>296</td>
<td>148</td>
<td>5,328</td>
<td>16</td>
<td>192</td>
</tr>
<tr>
<td>XC5VFX100T</td>
<td>160 x 56</td>
<td>16,000</td>
<td>1,240</td>
<td>456</td>
<td>228</td>
<td>8,208</td>
<td>16</td>
<td>20</td>
</tr>
<tr>
<td>XC5VFX130T</td>
<td>200 x 56</td>
<td>20,480</td>
<td>1,580</td>
<td>596</td>
<td>298</td>
<td>10,728</td>
<td>20</td>
<td>480</td>
</tr>
<tr>
<td>XC5VFX200T</td>
<td>240 x 68</td>
<td>30,720</td>
<td>2,280</td>
<td>912</td>
<td>456</td>
<td>16,416</td>
<td>24</td>
<td>270</td>
</tr>
</tbody>
</table>
FPGA vs ASIC
Standard cell based IC vs. Custom design IC

- **Standard cell based IC:**
  - Design using standard cells
  - Standard cells come from library provider
  - Many different choices for cell size, delay, leakage power
  - Many EDA tools to automate this flow
  - Shorter design time

- **Custom design IC:**
  - Design all by yourself
  - Higher performance
Standard cell based VLSI design flow

- Front end
  - System specification and architecture
  - HDL coding & behavioral simulation
  - Synthesis & gate level simulation

- Back end
  - Placement and routing
  - DRC (Design Rule Check), LVS (Layout vs Schematic)
  - dynamic simulation and static analysis
Simple diagram of the front-end design flow

System Specification → RTL Coding → Synthesis → Gate level code

Ex: $c = \neg a \& b$

INV (.in (a), .out (a_inv));
AND (.in1 (a_inv), .in2 (b), .out (c));
Simple diagram of the back-end design flow

- Gate level Verilog from synthesis
- Place & Route
- Timing information
- Gate level dynamic and/or static analysis
- Final layout (go for fabrication)
- Gate level Verilog
- Design rule check
- Layout vs. schematic

UMBC
Flow of placement and routing

- Floorplan (place macros, do power planning)
- Placement and in-place optimization
- Clock tree generation
- Routing
Import needed files

- Gate level verilog (.v)
- Geometry information (.lef)
- Timing information (.lib)

INV (.in (a), .out (a_inv));  
AND (.in1 (a_inv), .in2 (b), .out (c));

INV: 1um width  AND: 2 um width

INV: 1ns delay;  AND: 2 ns delay

Delay (a->c): 1ns + 2ns = 3ns
Floorplan

- Size of chip
- Location of Pins
- Location of main blocks
- Power supply: give enough power for each gate

Power supply (1.8V) → 1.75v → 1.7v → 1.65v

Voltage drop equation: $V_2 = V_1 - I \times R$
Floorplan of a single processor
Placement & in-placement optimization

- Placement: place the gates
- In-placement optimization
  - Why: timing information difference between synthesis and layout (wire delay)
  - How: change gate size, insert buffers
  - Should not change the circuit function!!
Placement of a single processor
Clock tree

- Main parameters: skew, delay, transition time

Clock Delay = x
Clock Skew = x - y
Clock Delay = y

Original Clock

Clock skew, delay in distribution
Clock tree of single processor
Routing

• Connect the gates using wires
• Two steps
  – Connect the global signals (power)
  – Connect other signals
Metal Layer Topology
Layout of a single processor

Area:
0.8mm x 0.8mm

Estimated speed:
450 MHz
Clock Tree in FPGAs

- Everything is preplaced and routed (there is no space for improvement)
- There is no gate sizing to enhance performance
FPGA vs ASIC summary

• Front-end design flow is almost the same for both

• Back-end design flow optimization is different
  – ASIC design: freedom in routing, gate sizing, power gating and clock tree optimization.
  – FPGA design: everything is preplaced, clock tree is pre-routed, no power gating
  – Designs implemented in FPGAs are slower and consume more power than ASIC
FPGA vs DSP
FPGA vs DSP

• DSP:
  – Easy to program (usually standard C)
  – Very efficient for complex sequential math-intensive tasks
  – Fixed datapath-width. Ex: 24-bit adder, is not efficient for 5-bit addition
  – Limited resources

• FPGA
  – Requires HDL language programming
  – Efficient for highly parallel applications
  – Efficient for bit-level operations
  – Large number of gates and resources
  – Does not support floating point, must construct your own.
Current trend

- Programming flexibility
- High performance
  - Throughput
  - Latency
- High energy efficiency
- Suitable for future fabrication technologies
Target Many-core Architecture

• High performance
  • Exploit task-level parallelism in digital signal processing and multimedia
    – Large number of processors per chip to support multiple applications

• High energy efficiency
  – Voltage and frequency scaling capability per processor
• 164 programmable procs.
• Three dedicated-purpose procs.
• Per processor Dynamic Voltage and Frequency Scaling (DVFS)
  – Selects between two voltages (VDD High and VDD Low)
  – Programmable local oscillator

167-processor Multi-voltage Computational Chip

## Summary of the 167 Many-core Chip

<table>
<thead>
<tr>
<th><strong>Single Tile</strong></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Transistors</td>
<td>325,000</td>
</tr>
<tr>
<td>Area</td>
<td>0.17 mm²</td>
</tr>
<tr>
<td>CMOS Tech.</td>
<td>65 nm ST Microelectronics, low-leakage</td>
</tr>
<tr>
<td>Max. frequency</td>
<td>1.19 GHz @ 1.3 V</td>
</tr>
<tr>
<td>Power (100% active)</td>
<td>59 mW @ 1.19 GHz, 1.3 V</td>
</tr>
<tr>
<td></td>
<td>47 mW @ 1.06 GHz, 1.2 V</td>
</tr>
<tr>
<td></td>
<td>608 μW @ 66 MHz, 0.675 V</td>
</tr>
<tr>
<td>App. power (802.11a rx)</td>
<td>16 mW @ 590 MHz, 1.3 V</td>
</tr>
</tbody>
</table>

55 million transistors, 39.4 mm²
Design Flow

**Packing** follows the *mapping* step in which the LUTs and registers are packed into CLBs.

This step is also non-trivial b/c there are many ways to combine and permute the LUTs to CLBs.

For example, assume we have a netlist that maps to 4 LUTs and the FPGA can contain 2 LUTs per CLB, then there are 4! different ways to pack the LUTs.

Although some of these are equivalent, e.g., AC-BD and BD-AC, the number of possibilities is still very large.
Design Flow

**Place-and-Route** refers to selecting the CLBs and configuring the interconnect.

Assume there are 2 CLBs that need to be connected together and, further, that they need to be adjacent to each other.

Since there are only 2 LUTs and 4 possibilities here, this task is fairly simple.

However, with hundreds of thousands of CLBs, each of which may connect to one or more CLBs, finding optimal placement is non-trivial.
Features and Specifications of FPGAs

Clock Trees and Clock Managers
The clock tree is routed using special tracks in the FPGA, and is designed to minimize clock skew.

In reality, there are multiple clock pins to support multiple clock domains within the FPGA.

The clock manager is a special hard-wired function that can receive the external clock signal and generate daughter clocks.
Features and Specifications of FPGAs

Clock Trees and Clock Managers

The daughter clocks can then be used to drive internal clock trees, or output pins for distribution to other chips on the PCB.

Clock managers can support the following features:

- *Jitter removal*: Uncertainty in the exact arrival time of each clock edge results in jitter.

The clock manager can be used to detect and correct for this jitter, and therefore provide clean daughter clock signals.
Features and Specifications of FPGAs

Clock Trees and Clock Managers

- Jitter removal

- Frequency synthesis: Allows the external clock frequency to divided or multiplied.
Features and Specifications of FPGAs

Clock Trees and Clock Managers

- *Phase shifting*: Phase shifting a clock with respect to another adds delay to it.

![Diagram of clock phases](image)

Common phase shifts are 120 and 240 degrees (for 3-phase clk schemes) and 90, 180 and 270 degrees for 4-phase schemes.

Some clock managers allow *any* value to be set for each daughter clk.

- *Auto-skew correction*: Allows for automatic correction of delays introduced by the clock manager and interconnect.

This is accomplished by "feeding back" the daughter clock to be corrected.
Features and Specifications of FPGAs

Clock Trees and Clock Managers

- Auto-skew correction (cont.)

Skew in the daughter is removed by comparing it with the external clk and delaying it until the edges re-align.

Some clock managers are based on phase-locked loops (PLLs) and others on digital delay-locked loops (DLLs).

Trade-offs include precision, stability and noise insensitivity.
Features and Specifications of FPGAs

General-Purpose I/O

With 1000 or more pins on today’s FPGAs, special packages that allow for area arrays are used (2-dimensional distribution of pads across the chip).

For simplicity, let’s assume the older style of packaging with peripheral I/Os.

Configurable I/O standards:

Given the wide variety of standards that exist for representing logic 0 and logic 1 at the board level, FPGA have general purpose I/Os.

They can be configured to accept and generate signals conforming to any one of these standards.

The I/Os are organized into a set of banks, each of which can be configured individually to support a particular I/O standard.

This increases the versatility of the FPGA and allows it to act as an interface between different I/O standards.
Features and Specifications of FPGAs

General-Purpose I/O

Configurable I/O standards:

Configurable I/O impedances:

FPGAs I/O pins can be configured with specific impedances (terminating resistances) to cancel signal reflections.

Signal reflections result from very fast edge rates, that cause signals to bounce back and forth across the wires connecting chips.
Backup