CMSC 611: Advanced Computer Architecture

Benchmarks & Instruction Set Architecture

Some material adapted from Mohamed Younis, UMBC CMSC 611 Spr 2003 course slides
Some material adapted from Hennessy & Patterson / © 2003 Elsevier Science
Using MIPS

- MIPS = Million of Instructions Per Second
  - one of the simplest metrics
  - valid only in a limited context

\[
\text{MIPS (native MIPS)} = \frac{\text{Instruction count}}{\text{Execution time} \times 10^6}
\]

- There are three problems with MIPS:
  - MIPS specifies the instruction execution rate but not the capabilities of the instructions
  - MIPS varies between programs on the same computer
  - MIPS can vary inversely with performance (see next example)

The use of MIPS is simple and intuitive, faster machines have bigger MIPS
Example

Consider the machine with the following three instruction classes and CPI:

<table>
<thead>
<tr>
<th>Instruction class</th>
<th>CPI for this instruction class</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>1</td>
</tr>
<tr>
<td>B</td>
<td>2</td>
</tr>
<tr>
<td>C</td>
<td>3</td>
</tr>
</tbody>
</table>

Now suppose we measure the code for the same program from two different compilers and obtain the following data:

<table>
<thead>
<tr>
<th>Code from</th>
<th>Instruction count in (billions) for each instruction class</th>
</tr>
</thead>
<tbody>
<tr>
<td>Compiler 1</td>
<td>A 5 B 1 C 1</td>
</tr>
<tr>
<td>Compiler 2</td>
<td>A 10 B 1 C 1</td>
</tr>
</tbody>
</table>

Assume that the machine’s clock rate is 500 MHz. Which code sequence will execute faster according to MIPS? According to execution time?

**Answer:**

Using the formula: \( \text{CPU clock cycles} = \sum_{i=1}^{n} CPI_i \times C_i \)

Sequence 1: \( \text{CPU clock cycles} = (5 \times 1 + 1 \times 2 + 1 \times 3) \times 10^9 = 10 \times 10^9 \) cycles

Sequence 2: \( \text{CPU clock cycles} = (10 \times 1 + 1 \times 2 + 1 \times 3) \times 10^9 = 15 \times 10^9 \) cycles
Example (Cont.)

Using the formula:  \( \text{Execution time} = \frac{\text{CPU clock cycles}}{\text{Clock rate}} \)

Sequence 1:  Execution time = \( \frac{(10\times10^9)}{(500\times10^6)} = 20 \text{ seconds} \)
Sequence 2:  Execution time = \( \frac{(15\times10^9)}{(500\times10^6)} = 30 \text{ seconds} \)

Therefore compiler 1 generates a faster program.

Using the formula:  \( \text{MIPS} = \frac{\text{Instruction count}}{\text{Execution time} \times 10^6} \)

Sequence 1:  \( \text{MIPS} = \frac{(5 + 1 + 1) \times 10^9}{20 \times 10^6} = 350 \)

Sequence 2:  \( \text{MIPS} = \frac{(10 + 1 + 1) \times 10^9}{30 \times 10^6} = 400 \)

Although compiler 2 has a higher MIPS rating, the code from generated by compiler 1 runs faster.
Native, Peak and Relative MIPS, & FLOPS

• Peak MIPS is obtained by choosing an instruction mix that maximizes the CPI, even if the mix is impractical

• To make MIPS more practical among different instruction sets, a relative MIPS is introduced to compare machines to an agreed-upon reference machine (e.g. Vax 11/780)

Relative MIPS = \( \frac{\text{Execution time}_{\text{reference}}}{\text{Execution time}_{\text{unrated}}} \times \text{MIPS}_{\text{reference}} \)
Native, Peak and Relative
MIPS, & FLOPS

• With the fast development in the computer technology, reference machine cannot be guaranteed to exist
• Relative MIPS is practical for evolving design of the same computer
• With the introduction of supercomputers around speeding up floating point computation, the term MFLOP is introduced analogous to MIPS
Synthetic Benchmarks

- Synthetic benchmarks are artificial programs that are constructed to match the characteristics of large set of programs.
- Whetstone (scientific programs in Algol → Fortran) and Dhrystone (systems programs in Ada → C) are the most popular synthetic benchmarks.
- Whetstone performance is measured in “Whetstone per second” – the number of executions of one iteration of the whetstone benchmark.
Synthetic Benchmark

Drawbacks

1. They do not reflect the user interest since they are not real applications
2. They do not reflect real program behavior (e.g. memory access pattern)
3. Compiler and hardware can inflate the performance of these programs far beyond what the same optimization can achieve for real-programs
Dhrystone Examples

• By assuming word alignment in string copy a 20-30% performance improvement could be achieved
  – Although 99.70-99.98% of typical string copies could NOT use such optimization

• Compiler optimization could easily discard 25% of the Dhrystone code for single iteration loops and inline procedure expansion
Final Performance Remarks

• Designing for performance only without considering cost is unrealistic
  – In the supercomputing industry performance is the primary and dominant goal
  – Low-end personal and embedded computers are extremely cost driven

• Performance depends on three major factors
  – number of instructions,
  – cycles consumed by instruction execution
  – clock cycle

• The art of computer design lies not in plugging numbers in a performance equation, but in accurately determining how design alternatives will affect performance and cost
Introduction

• To command a computer's hardware, you must speak its language
• Instructions: the “words” of a machine's language
• Instruction set: its “vocabulary
• The MIPS instruction set is used as a case study

Figure: Dave Patterson
Instruction Set Architecture

• Once you learn one machine language, it is easy to pick up others:
  – Common fundamental operations
  – All designer have the same goals: simplify building hardware, maximize performance, minimize cost

• Goals:
  – Introduce design alternatives
  – Present a taxonomy of ISA alternatives
    • + some qualitative assessment of pros and cons
  – Present and analyze some instruction set measurements
  – Address the issue of languages and compilers and their bearing on instruction set architecture
  – Show some example ISA’s
Interface Design

- A good interface:
  - Lasts through many implementations (portability, compatibility)
  - Is used in many different ways (generality)
  - Provides convenient functionality to higher levels
  - Permits an efficient implementation at lower levels

- Design decisions must take into account:
  - Technology
  - Machine organization
  - Programming languages
  - Compiler technology
  - Operating systems
Memory ISAs

• Terms
  – Result = Operand <operation> Operand

• Stack
  – Operate on top stack elements, push result back on stack

• Memory-Memory
  – Operands (and possibly also result) in memory
Register ISAs

• Accumulator Architecture
  – Common in early stored-program computers when hardware was expensive
  – Machine has only one register (accumulator) involved in all math & logic operations
  – Accumulator = Accumulator op Memory

• Extended Accumulator Architecture (8086)
  – Dedicated registers for specific operations, e.g. stack and array index registers, added

• General-Purpose Register Architecture (MIPS)
  – Register flexibility
  – Can further divide these into:
    • Register-memory: allows for one operand to be in memory
    • Register-register (load-store): all operands in registers
ISA Operations

(a) Stack
Processor
TOS → ALU
Memory

(b) Accumulator
Processor
ALU
Memory

(c) Register-memory
Processor
ALU
Memory

(d) Register-register/load-store
Processor
ALU
Memory
## Famous ISA

- Stack
- Memory-Memory
- Accumulator Architecture
- Extended Accumulator Architecture
- General-Purpose Register Architecture

<table>
<thead>
<tr>
<th>Machine</th>
<th># general-purpose registers</th>
<th>Architecture style</th>
<th>Year</th>
</tr>
</thead>
<tbody>
<tr>
<td>Motorola 6800</td>
<td>2</td>
<td>Accumulator</td>
<td>1974</td>
</tr>
<tr>
<td>DEC VAX</td>
<td>16</td>
<td>Register-memory, memory-memory</td>
<td>1977</td>
</tr>
<tr>
<td>Intel 8086</td>
<td>1</td>
<td>Extended accumulator</td>
<td>1978</td>
</tr>
<tr>
<td>Motorola 68000</td>
<td>16</td>
<td>Register-memory</td>
<td>1980</td>
</tr>
<tr>
<td>Intel 80386</td>
<td>32</td>
<td>Register-memory</td>
<td>1985</td>
</tr>
<tr>
<td>PowerPC</td>
<td>32</td>
<td>Load-store</td>
<td>1992</td>
</tr>
<tr>
<td>DEC Alpha</td>
<td>32</td>
<td>Load-store</td>
<td>1992</td>
</tr>
</tbody>
</table>
Other types of Architecture

• High-Level-Language Architecture
  – In the 1960s, systems software was rarely written in high-level languages
    • virtually every commercial operating system before Unix was written in assembly
  – Some people blamed the code density on the instruction set rather than the programming language
  – A machine design philosophy advocated making the hardware more like high-level languages
  – The effectiveness of high-level languages, memory size limitation and lack of efficient compilers doomed this philosophy to a historical footnote
Other types of Architecture

• Reduced Instruction Set Architecture
  – With the recent development in compiler technology and expanded memory sizes less programmers are using assembly level coding
  – Drives ISA to favor benefit for compilers over ease of manual programming
• RISC architecture favors simplified hardware design over rich instruction set
  – Rely on compilers to perform complex operations
• Virtually all new architecture since 1982 follows the RISC philosophy:
  – fixed instruction lengths, load-store operations, and limited addressing mode
Compact Code

• Scarce memory or limited transmit time (JVM)
• Variable-length instructions (Intel 80x86)
  – Match instruction length to operand specification
  – Minimize code size
• Stack machines abandon registers altogether
  – Stack machines simplify compilers
  – Lend themselves to a compact instruction encoding
  – BUT limit compiler optimization
Evolution of Instruction Sets

- Single Accumulator *(EDSAC 1950)*
- Accumulator + Index Registers *(Manchester Mark I, IBM 700 series 1953)*
- Separation of Programming Model from Implementation
- High-level Language Based *(B5000 1963)*
- Concept of a Family *(IBM 360 1964)*
- General Purpose Register Machines
- Complex Instruction Sets *(Vax, Intel 432 1977-80)*
- Load/Store Architecture *(CDC 6600, Cray 1 1963-76)*
- RISC *(MIPS, SPARC, IBM RS6000, . . . 1987)*