Introduction

CMSC 611: Advanced Computer Architecture

Some material adapted from Mohamed Younis, UMBC CMSC 611 Spr 2003 course slides
Some material adapted from David Culler, UC Berkeley CS252, Spr 2002 course slides, © 2002 UC Berkeley
Some material adapted from Hennessy & Patterson / © 2003 Elsevier Science
Overview

- Resources, syllabus, work load
- Grade structure and policy
- Expected background
- An introduction to computer architecture
- Why study computer architecture?
- Organization and anatomy of computers
- Impact of microelectronics technology on computers
- The evolution of the computer industry and generations
Course Resources

• Instructor: Marc Olano / ITE 354
  – Office Hours: Tue Thu 2:45 – 3:45
• TA: Yifang Liu / ITE 340
  – Office Hours: Wed 4:00 – 6:00
• Web Page:
  – www.cs.umbc.edu/~olano/611
• Book
  – Hennessy and Patterson, Computer Architecture: A Quantitative Approach, 3rd Edition
Syllabus

- Quantitative Design Principles
- Instruction Set Principles
- Pipelining and Instruction Parallelism
- Memory Hierarchy Design
- Storage and I/O
- Multiprocessor Systems
- Interconnection Networks
Workload

• Assignments
  – Approximately 2 hours, every other week
  – Mostly from book

• Exams
  – Midterm in class, Thursday October 16th
  – Final December 11th, 3:30 – 5:30

• Project
Project

- Teams of two
- You choose application area
- Design architecture for your application
- Final written report / architecture manual
Grades

• Breakdown
  – 20% Homework
  – 25% Midterm
  – 25% Final
  – 30% Project

• Homework late policy
  – Up to 1-week late, -20% of total points
  – One penalty-free late, requested in advance
  – >1 week late scores zero
Expected Background

• CMSC 411: Computer Architecture
  – Design of computer systems
    • Information representation
    • Floating point arithmetic
    • Hardwired & micro programmed control
    • Pipelining
    • Cache
    • Bus control & timing
    • I/O mechanisms
    • Parallel processing

• 411 focus on design and implementation (how)
• We focus on design decisions (why)
Introduction & Motivation

• Computer systems are responsible of 5-10% of the gross national product of the US
• WWW, ATM, DNA mapping, ... are among the applications that were economically infeasible suddenly became practical
• You can be a part of this!
• Even if you don’t want to do computer architecture, this class will
  – Help you understand the limits & capabilities of computing
  – Help you understand why
  – Tools of computer architecture apply everywhere!
Recent Developments

• Manipulating the instruction set abstraction
  – itanium: translate ISA64 -> micro-op sequences
  – transmeta: continuous dynamic translation of IA32
  – tinsilica: synthesize the ISA from the application
  – reconfigurable HW

• Virtualization
  – vmware: emulate full virtual machine
  – JIT: compile to abstract virtual machine, dynamically compile to host
More Recent Developments

• Parallelism
  – wide issue, dynamic instruction scheduling, EPIC
  – multithreading (SMT)
  – chip multiprocessors

• Communication
  – network processors, network interfaces

• Exotic explorations
  – nanotechnology, quantum computing
What is “Computer Architecture”?

• Instruction set architecture
  – functional behavior of a computer system as viewed by a programmer (like the size of a data type – 32 bits to an integer).

• Computer organization
  – Structural relationships that are not visible to the programmer (like clock frequency or the size of the physical memory).

• The Von Neumann model is the most famous and common computer organization
  – Not the only (e.g. Harvard Architecture)
What is “Computer Architecture”?

### Computer Architecture

- Instruction Set Architecture
  - Interfaces
  - Compiler/System View
  - “Building Architect”

- Machine Organization
  - Hardware Components
  - Logic Designer’s View
  - “Construction Engineer”
... the attributes of a [computing] system as seen by the programmer, i.e. the conceptual structure and functional behavior, as distinct from the organization of the data flows and controls the logic design, and the physical implementation. – Amdahl, Blaaw, and Brooks, 1964

- Organization of Programmable Storage
- Data Types & Data Structures: Encoding & Representation
- Instruction Set
- Instruction Formats
- Modes of Addressing and Accessing Data Items and Instructions
- Exceptional Conditions

The instruction set architecture distinguishes the semantics of the architecture from its detailed hardware implementation
The instruction set can be viewed as an abstraction of the HW that hides the details and the complexity of the HW

The Instruction Set: a Critical Interface

DEC Alpha  (v1, v3)  1992-1997
HP PA-RISC  (v1.1, v2.0)  1986-1996
Sun Sparc  (v8, v9)  1987-1995
MIPS  (MIPS I, II, III, IV, V)  1986-1996
Intel  (8086, 80286, 80386, 80486, Pentium, MMX, ...)  1978-2000

Figure: David Patterson, UCB
### MIPS R3000 ISA (Summary)

**Instruction Categories**
- Load/Store
- Computational
- Jump and Branch
- Floating Point
  - coprocessor
- Memory Management
- Special

<table>
<thead>
<tr>
<th>Registers</th>
</tr>
</thead>
<tbody>
<tr>
<td>R0 - R31</td>
</tr>
<tr>
<td>PC</td>
</tr>
<tr>
<td>HI</td>
</tr>
<tr>
<td>LO</td>
</tr>
</tbody>
</table>

**3 Instruction Formats: all 32 bits wide**

<table>
<thead>
<tr>
<th>OP</th>
<th>rs</th>
<th>rt</th>
<th>rd</th>
<th>sa</th>
<th>funct</th>
</tr>
</thead>
<tbody>
<tr>
<td>OP</td>
<td>rs</td>
<td>rt</td>
<td></td>
<td></td>
<td>immediate</td>
</tr>
<tr>
<td>OP</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jump target</td>
</tr>
</tbody>
</table>
Machine Organization

- Capabilities & performance characteristics of principal functional units (e.g., Registers, ALU, Shifters, Logic Units, ...)
- Ways in which these components are interconnected
- Information flows between components
- Logic and means by which such information flow is controlled
- Choreography of functional units to realize the instruction set architecture
- Register Transfer Level Description

Logic Designer's View

ISA Level

Functional Units & Interconnect

Slide: David Patterson, UCB
Example Organization

- TI SuperSPARCtm TMS390Z50 in Sun SPARCstation20
Every piece of every computer, past and present: input, output, memory, datapath and control

The design approach is constrained by the cost and size and capabilities required from every component

An example design target can be 25% of cost on Processor, 25% of cost on minimum memory size, rest on I/O devices, power supplies, and chassis
temp = v[k];

\[ v[k] = v[k+1]; \]

\[ v[k+1] = \text{temp}; \]

\[
\begin{align*}
lw & \quad $15, 0($2) \\
lw & \quad $16, 4($2) \\
sw & \quad $16, 0($2) \\
sw & \quad $15, 4($2) \\
\end{align*}
\]

0000 1001 1100 0110 1010 1111 0101 1000
1010 1111 0101 1000 0000 1001 1100 0110
1100 0110 1010 1111 0101 1000 0000 1001
0101 1000 0000 1001 1100 0110 1010 1111

ALUOP[0:3] <= InstReg[9:11] & MASK

Slide: David Patterson, UCB
Levels of Abstraction

• S/W and H/W consists of hierarchical layers of abstraction, each hides details of lower layers from the above layer.
• The instruction set arch. abstracts the H/W and S/W interface and allows many implementation of varying cost and performance to run the same S/W.
Forces on Computer Architecture

- Programming languages might encourage architecture features to improve performance and code size, e.g. Fortran and Java
- Operating systems rely on the hardware to support essential features such as semaphores and memory management
- Technology always raises the bar for what could be done and changes design’s focus
- Applications usually derive capabilities and constrains
- History provides the starting point, filters out mistakes
Technology – dramatic change

- Processor
  - logic capacity: about 30% increase per year
  - clock rate: about 20% increase per year

Higher logic density gave room for instruction pipeline & cache

- Memory
  - DRAM capacity: about 60% increase per year (4x / 3 years)
  - Memory speed: about 10% increase per year
  - Cost per bit: about 25% improvement per year

Performance optimization no longer implies smaller programs

- Disk
  - Capacity: about 60% increase per year

Computers became lighter and more power efficient
In ~1985 the single-chip processor and the single-board computer emerged.

In the 2004+ timeframe, today’s mainframes may be a single-chip computer.

CMOS improvements:
- **Die size**: 2X every 3 yrs
- **Line width**: halve / 7 yrs

Figure: David Patterson, UCB
Performance now improves ~ 50% per year (2x every 1.5 years)
Relying on technology alone would have kept us 8 years behind
Technology Impact on Design

- DRAM capacity 4x / 3 yrs; 16,000x in 20 yrs!
- Programming concern: cache not RAM size
- Processor organization becoming main focus for performance optimization
- HW designer focus not only performance but functional integration and power consumption (e.g. system on a chip)

<table>
<thead>
<tr>
<th>Year</th>
<th>Size(Mb)</th>
<th>Cyc time</th>
</tr>
</thead>
<tbody>
<tr>
<td>1980</td>
<td>0.0625</td>
<td>250 ns</td>
</tr>
<tr>
<td>1983</td>
<td>0.25</td>
<td>220 ns</td>
</tr>
<tr>
<td>1986</td>
<td>1</td>
<td>190 ns</td>
</tr>
<tr>
<td>1989</td>
<td>4</td>
<td>165 ns</td>
</tr>
<tr>
<td>1992</td>
<td>16</td>
<td>145 ns</td>
</tr>
<tr>
<td>1996</td>
<td>64</td>
<td>120 ns</td>
</tr>
<tr>
<td>2000</td>
<td>256</td>
<td>100 ns</td>
</tr>
</tbody>
</table>
Computer Engineering Methodology

Evaluate Existing Systems for Bottlenecks

Implement Next Generation System

Simulate New Designs and Organizations

Workloads

Implementation Complexity

Benchmarks

Technology Trends
Computer Generations

- Computers were classified into 4 generations based on revolutions in the technology used in the development.
- By convention, commercial electronic computers are taken to be the first generation rather than the electromechanical machines that preceded them.
- Today computer generations are not commonly referred to due to the long standing of the VLSI technology and the lack of revolutionary technology in sight.

<table>
<thead>
<tr>
<th>Gen</th>
<th>Dates</th>
<th>Technology</th>
<th>Principal new product</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1950-1959</td>
<td>Vacuum tube</td>
<td>Commercial electronic computer</td>
</tr>
<tr>
<td>2</td>
<td>1960-1968</td>
<td>Transistor</td>
<td>Cheaper computers</td>
</tr>
<tr>
<td>3</td>
<td>1969-1977</td>
<td>Integrated circuits</td>
<td>Minicomputer</td>
</tr>
<tr>
<td>4</td>
<td>1978-?</td>
<td>LSI and VLSI</td>
<td>Personal computers and workstations</td>
</tr>
</tbody>
</table>
### Historical Perspective

<table>
<thead>
<tr>
<th>Year</th>
<th>Name</th>
<th>Size (Ft.³)</th>
<th>Power (Watt)</th>
<th>Perform. (add/sec)</th>
<th>Mem. (KB)</th>
<th>Price</th>
<th>Price/ Perform. vs. UNIVAC</th>
<th>Adjusted price 1996</th>
<th>Adjusted price/perform vs. UNIVAC</th>
</tr>
</thead>
<tbody>
<tr>
<td>1951</td>
<td>UNIVAC 1</td>
<td>1000</td>
<td>124K</td>
<td>1.9K</td>
<td>48</td>
<td>$1M</td>
<td>1</td>
<td>$5M</td>
<td>1</td>
</tr>
<tr>
<td>1964</td>
<td>IBM S/360 model 50</td>
<td>60</td>
<td>10K</td>
<td>500K</td>
<td>64</td>
<td>$1M</td>
<td>263</td>
<td>$4.1M</td>
<td>318</td>
</tr>
<tr>
<td>1965</td>
<td>PDP-8</td>
<td>8</td>
<td>500</td>
<td>330K</td>
<td>4</td>
<td>$16K</td>
<td>10,855</td>
<td>$66K</td>
<td>13,135</td>
</tr>
<tr>
<td>1976</td>
<td>Cray-1</td>
<td>58</td>
<td>60K</td>
<td>166M</td>
<td>32,768</td>
<td>$4M</td>
<td>21,842</td>
<td>$8.5M</td>
<td>15,604</td>
</tr>
<tr>
<td>1981</td>
<td>IBM PC</td>
<td>1</td>
<td>150</td>
<td>240K</td>
<td>256</td>
<td>$3K</td>
<td>42,105</td>
<td>$4K</td>
<td>154,673</td>
</tr>
<tr>
<td>1991</td>
<td>HP 9000/ model 750</td>
<td>2</td>
<td>500</td>
<td>50M</td>
<td>16,384</td>
<td>$7.4K</td>
<td>3,556,188</td>
<td>$8K</td>
<td>16,122,356</td>
</tr>
<tr>
<td>1996</td>
<td>Intel PPro PC 200 Mhz</td>
<td>2</td>
<td>500</td>
<td>400M</td>
<td>16,384</td>
<td>$4.4K</td>
<td>47,846,890</td>
<td>$4.4K</td>
<td>239,078,908</td>
</tr>
</tbody>
</table>

After adjusting for inflation, price/performance has improved by about 240 million in 45 years (about 54% per year)
Conclusion

• So what's in it for you?
  – In-depth understanding of the inner-workings of modern computers, their evolution, and trade-offs present at the hardware/software boundary.
  – Experience with the design process in the context of a reasonable size hardware design

• Why should a programmer care?
  – In the 60’s and 70’s performance was constrained by the size of memory, not an issue today
  – Performance optimization needs knowledge of memory hierarchy, instruction pipeline, parallel processing, etc.
  – Systems’ programming is highly coupled with the computer organization, e.g. embedded systems

Computer architecture is at the core of computer science & Eng.