CMOS Basics

MOS: Metal Oxide Semiconductor

Transistors are built on a **Silicon** (semiconductor) substrate.

Pure silicon has no free carriers and conducts poorly.

Dopants are added to increase conductivity: extra electrons (n-type) or extra holes (p-type)


MOS structure created by superimposing several layers of conducting, insulating and transistor-forming materials.

Metal gate has been replaced by polysilicon or poly in modern technologies.


There are two types of MOS transistors:

- **nMOS** C : Negatively doped silicon, rich in electrons.
- **pMOS** –**q** : Positively doped silicon, rich in holes.


CMOS: Both type of transistors are used to construct any gate.



CMOS Basics



IRC




CMOS Basics

MOS Transistor Switches

We can treat MOS transistors as simple on-off switches with a source (S), gate (G) (controls the state of the switch) and drain (D).

1 represents high voltage, V_{DD} (5V, 3.3V, 1.8V, 1.2V, <=1.0V today,) *0* represent low voltage - GND or V_{SS} . (0V for digital circuits)



CMOS Basics


Signal Strengths


Signals such as 1 and 0 have strengths, measures ability to sink or source current V_{DD} and GND Rails are the strongest 1 and 0


Under the switch abstraction, G has complete control and S and D have no effect. In reality, the gate can turn the switch on only if a potential difference of at least V_t exists between the G and S. We will look at V_t in detail later on in the course.

Thus signal strengths are related to Vt and therefore p and n transistors produce signals with different strengths

Strong 1: V_{DD} , *Strong 0*: GND, *Weak 1*: ($\sim V_{DD} - V_t$) and *Weak 0*: ($\sim GND + V_t$).








CMOS Basics

Pass Transistor


The off-state of a transistor creates a high impedance condition Z at the drain. No current flows from source to drain. So transistors can be used as switches.



However, as we previously discussed this will produce degraded outputs, if only one transistor is used as a switch.

CMOS Basics

Transmission Gates




One pMOS and one nMOS in parallel.

Note that neither transistor is connected to V_{DD} or GND.

A and \overline{A} control the transmission of a signal on *In* to *Out*.


Transmission gates act as tristate buffers.



CMOS Basics Advanced VLSI Design CMPE 640 Transmission Gate Application: Select Mux Transmission Gate 2-to-1 MUX Select A Out In Select Out В Select V_{DD} Truth Table for 2-to-1 MUX Select Out Select 0 В Α 1 $Out = A.S + B.\overline{S}$


How many transistors are required to implement this using CMOS gates?


CMOS Basics Advanced VLSI Design CMPE 640 D Latch CLK Positive CLK level-sensitive latch D Latch Q D Q CLK CLK Q Q D 1 $\overline{\mathsf{Q}}$ $\overline{\mathsf{Q}}$ D 0 CLK CLK If <u>CLK</u> is unavailable one extra inverter \angle **CLK** needed to generate it using CLK




CMOS Basics

CMPE 640





AN HONORS UNIVERSITY IN MARYLAND



CMOS Basics

CMPE 640

