Design Margin

Design Margin required as there are three sources of variation - two environmental and one manufacturing:
- Supply Voltage
- Operating temperature
- Process variation

Aim is to design the circuit that will reliably operate over all extremes of these three variables.

Variations can be modeled as \textit{uniform} or \textit{normal (Gaussian)} statistical distributions.

\textit{Normal (Gaussian)}

\textit{Uniform}

All parts lie within the half range
Design Margin

Supply Voltage
Supply voltage may vary due to tolerance of voltage regulators, IR drop along the supply rail and di/dt noise.

Typically the supply is specified as +/- 10% around nominal (uniform distribution)

Speed is roughly proportional to $V_{DD}$, also noise budgets are affected.

Temperature
Parts must operate over a range of temperatures.

<table>
<thead>
<tr>
<th>Standard</th>
<th>Minimum</th>
<th>Maximum</th>
</tr>
</thead>
<tbody>
<tr>
<td>Commercial</td>
<td>0°C</td>
<td>70°C</td>
</tr>
<tr>
<td>Industrial</td>
<td>-40°C</td>
<td>85°C</td>
</tr>
<tr>
<td>Military</td>
<td>-55°C</td>
<td>125°C</td>
</tr>
</tbody>
</table>
**Design Margin**

**Process Variation**

Devices have variations in film thicknesses, lateral dimensions, doping concentrations etc.

The parameters of individual transistors vary from:

- *Lot to lot* (interprocess variation)
- *Wafer to wafer* (interprocess variation)
- *Die to die* (intraprocess variation)

**Design Corners**

From the designer's point of view, the collective effects of process and environmental variations can be lumped into their effect on transistors:

- *typical (nominal)*
- *fast*
- *slow*

Speed of each type of transistors, interconnect speed variations and environmental variations are used to define *design or process corners*. 
Design Margin

Design Corners (contd.)

Environmental corners (1.8V process)

<table>
<thead>
<tr>
<th>Corner</th>
<th>Voltage</th>
<th>Temperature</th>
</tr>
</thead>
<tbody>
<tr>
<td>Fast (F)</td>
<td>1.98</td>
<td>0°C</td>
</tr>
<tr>
<td>Typical (T)</td>
<td>1.8</td>
<td>70°C</td>
</tr>
<tr>
<td>Slow (S)</td>
<td>1.62</td>
<td>125°C</td>
</tr>
</tbody>
</table>
### Design Margin

Design corner checks

<table>
<thead>
<tr>
<th>Corner</th>
<th>Purpose</th>
</tr>
</thead>
<tbody>
<tr>
<td>NMOS</td>
<td>PMOS</td>
</tr>
<tr>
<td>T</td>
<td>T</td>
</tr>
<tr>
<td>T</td>
<td>S</td>
</tr>
<tr>
<td>F</td>
<td>F</td>
</tr>
<tr>
<td>F</td>
<td>F</td>
</tr>
<tr>
<td>S</td>
<td>S</td>
</tr>
<tr>
<td>F</td>
<td>F</td>
</tr>
<tr>
<td>S</td>
<td>F</td>
</tr>
<tr>
<td>F</td>
<td>S</td>
</tr>
</tbody>
</table>
Reliability

Reliability problems cause integrated circuits to fail permanently, including:
- Electromigration
- Self-heating
- Hot Carriers
- Latchup
- Overvoltage failure

**Mean Time Between Failures (MTBF)**

\[
\text{MTBF} = \frac{\text{# devices} \times \text{hours of operation}}{\text{# failures}}
\]

**Failures in Time (FIT)**

The number of failures that would occur every thousand hours per million devices.

- e.g. 1000 FIT is one failure in $10^6$ hours = 114 years. (good for a single chip !!!)
- System with 100 chips each rated at 1000 FIT and you have 10 systems,
  failure rate is $100 \times 1000 \times 10 = 10^6$ FIT, or one failure every 1000 hours (42 days).

Need to target 100 FIT !!!!
Reliability

Most systems exhibit the bathtub curve.

Important to age systems past infant mortality (*burn-in*) before shipping products

Electromigration

Causes wearout of metal interconnect through the formation of voids
High current densities lead to an 'electron wind' that causes metal atoms to migrate over time.
Reliability

Electromigration (contd.)

Depends on the current density J. Current limits are usually expressed as a maximum $J_{dc}$
- More likely to occur for wires carrying DC currents
- Contact cuts have lower current density than metal lines

Self-heating

Bidirectional wires are less prone to electromigration, their current density is limited by self-heating

High current dissipate power, raising in temperature and thus resistance and delay

Limited using reasonable values of $J_{rms}$

In summary, electromigration is primarily a problem in power and ground lines, self-heating limits the RMS current density in bidirectional signal lines. Significant current flows through wire contacting NMOS and PMOS transistors and therefore needs consideration.
**Reliability**

*Hot Carriers*

As transistors switch, some high energy (hot) carriers may be injected into the gate oxide and become trapped there.

Damaged oxides change I-V: increases current in PMOS and decreases current in NMOS.

Hot carriers cause circuit wearout as NMOS transistors become too slow.

Wear is limited by setting maximum values on input rise-time and stage electrical effort.

The maximum values depend on process and operating voltage.

*Latchup*

Parasitic bipolar transistors are formed by substrate, well and diffusion.

If these transistors turn ON, it develops a low-resistance path between $V_{DD}$ and GND, causing catastrophic meltdown, called latchup.
**Reliability**

**Latchup (contd)**

![Latchup Diagram](image)

The cross-coupled transistors form a bistable silicon-controlled rectifier (SCR).

Ordinarily both transistors are off, but latchup can be triggered by transient current during normal chip power-up or external voltages outside the normal operating range.

Latchup can be prevented by minimizing the two resistance values.

Can be accomplished by putting one tap (contact) per well, connecting substrate and well taps to the supply using metal lines, placing a tap per 5 transistors and clustering NMOS near GND and PMOS near $V_{DD}$.
Reliability

Overvoltage failures

Transistors can be easily damaged by overvoltage reliability problems due to:

- **Electrostatic Discharge (ESD)**: Static electricity entering I/O pads can cause very large voltage and current transients
- **Breakdown and Arcing**: Undesired voltages applied to the gate can cause oxide breakdown, destroying the device
- **Punchthrough**: Higher than normal voltages applied between source and drain, can cause the source/drain depletion regions touch
- **Time-dependent Dielectric Breakdown (TDDB)**: Gate oxides wear out with time as tunneling currents cause irreversible damage to the oxide

Soft Errors

Some errors are spontaneous and occur in random fashion. Known as soft errors and are mainly attributed to alpha particles (from decaying uranium, thorium etc used in the package). Refer to the book for more details.
Scaling

Technology scaling rate is approximately 13%/year, halving every 5 years.

The size of the circuits also continues to increase. Besides increasing the number of devices, scaling has had a profound impact on both speed and power.
**Scaling**

*Constant Field Scaling*

Critical parameters are scaled by a factor of $S$:

- All dimensions (in the $x$, $y$ and $z$ dimensions)
- Device voltages
- Doping concentration densities

*Lateral Scaling*

Only the gate length is scaled. Commonly called a *gate shrink*. Offers quadratic improvement according to first order model, but is close to linear improvement due to velocity saturation effects.

*Constant Voltage Scaling*

Feature size is shrunk keeping the supply voltage constant, providing quadratic improvement in delay as well as cost reduction. Worked for 6$\mu$m to 1$\mu$m.
# Scaling

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Sensitivity</th>
<th>Constant Field</th>
<th>Lateral</th>
</tr>
</thead>
<tbody>
<tr>
<td>Length: ( L ) and Width: ( W )</td>
<td>( 1/S )</td>
<td>( 1/S )</td>
<td>( 1/S )</td>
</tr>
<tr>
<td>Gate oxide thickness: ( t_{ox} )</td>
<td>( 1/S )</td>
<td>( 1/S )</td>
<td>( 1 )</td>
</tr>
<tr>
<td>Supply voltage: ( V ) and threshold voltage: ( V_t )</td>
<td>( 1/S )</td>
<td>( 1/S )</td>
<td>( 1 )</td>
</tr>
<tr>
<td>Substrate doping ( N_A )</td>
<td>( S )</td>
<td>( S )</td>
<td>( 1 )</td>
</tr>
<tr>
<td>( \beta )</td>
<td>( W/L \ast 1/t_{ox} )</td>
<td>( S )</td>
<td>( S )</td>
</tr>
<tr>
<td>Current: ( I_{ds} )</td>
<td>( \beta(V_{DD} - V_t)^2 )</td>
<td>( 1/S )</td>
<td>( S )</td>
</tr>
<tr>
<td>Gate Delay: ( \tau )</td>
<td>( RC )</td>
<td>( 1/S \ast 1/S = 1/S )</td>
<td>( 1/S \ast 1/S = 1/S^2 )</td>
</tr>
<tr>
<td>Clock frequency: ( f )</td>
<td>( 1/\tau )</td>
<td>( S )</td>
<td>( S^2 )</td>
</tr>
<tr>
<td>Dynamic power dissipation (per gate): ( P )</td>
<td>( CV^2f )</td>
<td>( 1/S^2 )</td>
<td>( S )</td>
</tr>
<tr>
<td>Chip area: ( A )</td>
<td>( 1/S^2 )</td>
<td>( 1 )</td>
<td>( S )</td>
</tr>
<tr>
<td>Power density</td>
<td>( P/A )</td>
<td>( 1 )</td>
<td>( S )</td>
</tr>
<tr>
<td>Current density</td>
<td>( I_{ds}/A )</td>
<td>( S )</td>
<td>( S )</td>
</tr>
</tbody>
</table>
Developed by the *Semiconductor Industry Association (SIA)* to guide research efforts and predict future needs. Predictions from 2002 ITRS (high performance microprocessors):

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Feature Size (nm)</strong></td>
<td>90</td>
<td>65</td>
<td>45</td>
<td>32</td>
<td>22</td>
</tr>
<tr>
<td>$V_{DD}$ (V)</td>
<td>1-1.2</td>
<td>0.7-0.11</td>
<td>0.6-1.0</td>
<td>0.5-0.9</td>
<td>0.4-0.9</td>
</tr>
<tr>
<td>Millions of transistors/die</td>
<td>385</td>
<td>773</td>
<td>1564</td>
<td>3092</td>
<td>6184</td>
</tr>
<tr>
<td>Wiring levels</td>
<td>9-13</td>
<td>10-14</td>
<td>10-14</td>
<td>11-15</td>
<td>11-15</td>
</tr>
<tr>
<td>Intermediate wire pitch (nm)</td>
<td>275</td>
<td>195</td>
<td>135</td>
<td>95</td>
<td>65</td>
</tr>
<tr>
<td>Interconnect dielectric constant</td>
<td>2.6-3.1</td>
<td>2.3-2.7</td>
<td>2.1</td>
<td>1.9</td>
<td>1.8</td>
</tr>
<tr>
<td>I/O signals</td>
<td>1024</td>
<td>1024</td>
<td>1280</td>
<td>1408</td>
<td>1472</td>
</tr>
<tr>
<td>Clock rate (MHz)</td>
<td>3990</td>
<td>6739</td>
<td>11511</td>
<td>19348</td>
<td>28751</td>
</tr>
<tr>
<td>FO4 delays/cycle</td>
<td>8.4</td>
<td>6.8</td>
<td>5.8</td>
<td>4.8</td>
<td>4.7</td>
</tr>
<tr>
<td>Maximum power (W)</td>
<td>160</td>
<td>190</td>
<td>218</td>
<td>251</td>
<td>288</td>
</tr>
<tr>
<td>DRAM capacity (Gbits)</td>
<td>1</td>
<td>4</td>
<td>8</td>
<td>32</td>
<td>64</td>
</tr>
</tbody>
</table>
Impacts on Design

Improved Performance and Cost

Positive impact of scaling: both are improving
When the transistor was invented, the prediction was that the price would eventually decrease to 50 cents a transistor. Today we can buy more than 100,000 for a penny !!!

Interconnect

We have shifted to Cu and low-k dielectrics and design methodology has changed to specifically focus on interconnect delay

Chip Size

Scaling of Reachable Radius
Impacts on Design

Power

Both dynamic and static power are predicted to increase.
Intel predictions of chip running with power density of a nuclear reactor in 2005, a rocket nozzle in 2010 and surface of sun in 2015 !!!

Productivity

Number of transistors on chip is increasing faster than design productivity
Use EDA tools and make them more efficient while not degrading performance
Design teams approaching size of automotive and aerospace teams !!!

When will CMOS scaling end?

Predictions (or fallacies):
1972: 0.25μm, 10-30 MHz.
1999: 100nm around 2004
2004: Most believe 2013, 35nm. ANY BETS ???