A universal asynchronous receiver/transmitter (UART).

Operation speed: 0-1.5M Baud (Baud is # of bits transmitted/sec, including start, stop, data and parity).

Includes:
- A programmable Baud rate generator.
- Separate FIFO buffers for input and output data (16 bytes each).

Asynchronous serial data:
Transmitted and received without a clock or timing signal.

Two 10-bit frames of asynchronous data.
7- or 8- bit ASCII, e.g. w or w/o parity, is possible.
Programmable Communications Interface: 16550

Two separate sections are responsible for data communications:

- **Receiver**
- **Transmitter**

Can function in:

- **simplex**: transmit only
- **half-duplex**: transmit and receive but not simultaneously
- **full-duplex**: transmit and receive simultaneously

The 16550 can control a modem through DSR, DTR, CTS, RTS, RI and DCD.

In this context, the modem is called the *data set* while the 16550 is called the *data terminal*. 
Pinout of the 16550

- **A₀, A₁ and A₂**: Select an internal register for programming and data transfer.

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th>Register</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Receiver buffer (read) and transmitter holding (write)</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>Interrupt enable</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>Interrupt identification (read) and FIFO control (write)</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>Line control</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>Modem control</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>Line status</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>Modem status</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Scratch</td>
</tr>
</tbody>
</table>

- **ADS**: Address strobe used to latch address and chip select. Not needed on Intel systems - connected to ground.

- **BAUDOUT**: Clock signal from Baud rate generator in transmitter.

- **CS₀, CS₁, CS₂**: Chip selects

- **CTS**: Clear to send -- indicates that the modem or data set is ready to exchange information. (Used in half-duplex to turn the line around).
Pinout of the 16550

- \(D_7-D_0\): The data bus pins are connected to the microprocessor data bus.
- \(DCD\): The data carrier detect -- used by the modem to signal the 16550 that a carrier is present.
- \(DDIS\): Disable driver output -- set to 0 to indicate that the microprocessor is reading data from the UART. Used to change direction of data flow through a buffer.
- \(DSR\): Data set ready is an input to 16550 -- indicates that the modem (data set) is ready to operate.
- \(DTR\): Data terminal ready is an output -- indicates that the data terminal (16550) is ready to function.
- \(INTR\): Interrupt request is an output to the micro -- used to request an interrupt.
  - Receiver error
  - Data received
  - Transmit buffer empty
- \(MR\): Master reset -- connect to system RESET
- \(OUT1, OUT2\): User defined output pins for modem or other device.
- \(RCLK\): Receiver clock -- clock input to the receiver section of the UART.
  - Always 16X the desired receiver Baud rate.
**Pinout of the 16550**

- **RD, RD**: Read inputs (either can be used) -- cause data to be read from the register given by the address inputs.
- **RI**: Ring indicator input -- set to 0 by modem to indicate telephone is ringing.
- **RTS**: Request-to-send -- signal to modem, indicating UART wishes to send data.
- **SIN, SOUT**: Serial data pins, in and out.
- **RXRDY**: Receiver ready -- used to transfer received data via DMA techniques.
- **TXRDY**: Transmitter ready -- used to transfer transmitter data via DMA.
- **WR, WR**: Write (either can be used) -- connects to micro write signal to transfer commands and data to 16550.
- **XIN, XOUT**: Main clock connections -- a crystal oscillator can be used.
Programming the 16550

Two phases: Initialization, operation.

Initialization:

After RESET, the line control register and baud rate generator need to be programmed.

Line control register sets the # of data bits, # of stop bits and the parity.
Addressed at location 011.

Enable divisor latch
Send break, 0 = off
Stick bit, 0 = stick parity off
Parity type, 0 odd.

Data length:
00 = 5 bits, ... 11 = 8 bits.

Stop bits: 0 = 1, 1 = 1.5/2

Parity enable

Stop bits: S = 1, 1.5 stop bits used for 5 data bits, 2 used for 6, 7 or 8.
Programming the 16550

Initialization (cont.)

- ST, P and PE used to send even or odd parity, to send no parity or to send a 1 or a 0 in the parity bit position for all data.

<table>
<thead>
<tr>
<th>ST</th>
<th>P</th>
<th>PE</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>No parity</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>Odd parity</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>No parity</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>Even parity</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>Undefined</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>Send/receive 1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>Undefined</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Send/receive 0</td>
</tr>
</tbody>
</table>

No parity, both 0 -- used for internet connections.

- SB = 1 causes a break to be transmitted on SOUT.
  A break is at least two frame of 0 data.

- DL = 1 enables programming of the baud rate divisor.
Programming the 16550

Initialization (cont.)

Baud rate generator is programmed with a divisor that sets baud rate of transmitter.

Baud rate generator is programmed at 000 and 001.
  Port 000 used to hold least significant byte, 001 most significant.

Value used depends on external clock/crystal frequency.
For 18.432MHz crystal, 10,473 gives 110 baud rate, 30 gives 38,400 baud.

Note, number programmed generates a clock 16X the desired Baud rate.

Last, the FIFO control register must be programmed at 010.
Programming the 16550

Operation:

Status line register gives information about error conditions and state of the transmitter and receiver.

```
ER  TE  TH  BI  FE  PE  OE  DR
```

Error in FIFO if 1
Transmitter empty if 1
Transmitter holding register
Break indicator: 1 = received

Data ready, 0: no data
Overrun Error if 1
Parity error if 1
Framing error if 1

This register needs to be tested in software routines designed to use the 16550 to transmit/receive data.

Suppose a program wants to send data out SOUT.

It needs to pool the TH bit to determine if transmitter is ready to receive data.

To receive information, the DR bit is tested.
Programming the 16550

Operation:

It is also a good idea to check for errors.

*Parity error*: Received data has wrong error -- transmission bit flip due to noise.

*Framing error*: Start and stop bits not in their proper places.
   This usually results if the receiver is receiving data at the incorrect baud rate.

*Overrun error*: Data has overrun the internal receiver FIFO buffer.
   Software is failing to read the data from the FIFO.

*Break indicator bit*: Software should check for this as well, i.e. two consecutive frames of 0s.

The other registers (for interrupt control and modem control) will be discussed in next chapter.
Example of 16550

Data Bus

Decoded at F0H to F7H

A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15

16L8

18.432 MHz

16550

A0 A1 A2

CS0 CS1 CS2

MR RD WR ADS

BAUDOUT RCLK

SIN SOUT

XIN XOUT TXRDY RXRDY

DDIS INTR

OUT1 OUT2

RESET IORD IOWR
Serial Port

Most PC interfaces for serial data exchange comply with the RS-232C standard. This standard defines the mechanical, electrical and logical interface for asynchronous data transfer between the data terminal equipment (DTE: Computer) and the data carrier equipment (DCE: modem, other computer etc.)

The 16550 or similar UART devices are used to perform the complex handshaking defined by the standard.

The RS-232C standard defines 25 lines between DTE and DCE, but most are reserved for synchronous data transfer.

For serial, asynchronous data exchange only 11 RS-232C signals are required. IBM defined a 9-pin connection for its serial port, which is the standard serial port found on most PCs today.
Serial Port

The RS-232C signals are similar to the UART signals discussed before

- RTS (Request to send)
- CTS (Clear to send)
- DCD (Data carrier detect)
- DSR (Data set ready)
- DTR (Data terminal ready)
- RI (Ring indicator)
- TD (Transmitted data)
- RD (Received data)

Can operate in simplex, half-duplex and full-duplex modes

Mostly used for connections to modems
- Also used for serial printers
- Null-modem connection can be used to transfer data between two DTEs.

Identified as the COM port in PCs.
Parallel Port

In a PC usually known as the LPT (line printer) port

The connection between the port and the printer is created by a 'Centronics' cable. Named after the company that created the first printer interface standard

The centronics cable uses 36 wires, 18 of which are ground

As only 18 are required to communicate with the printer, IBM defined a 25 pin connector

Data is transferred using a 8-bit data register, other pins are used for handshaking and detecting errors

The status register is updated by the printer using dedicated signals on the connector and read by the PC to determine the printer status

The control register can be read or written by the PC and controls the operation of the printer
Parallel Port

The parallel port signals are given below:
- **STR**: A logic low transfers data to the printer
- **D0-D7**: Data bits 0 through 7
- **ALF**: Logic low signals an auto line feed after every line
- **INI**: Logic low initializes the printer
- **ACK**: Acknowledge signal from the printer when data is transferred
- **DSL**: Logic low selects the printer
- **BSY**: When active, indicates the printer is busy and cannot accept more data
- **PAP**: High level shows that paper is about to run out
- **OFON**: High level shows that the printer is on-line
- **ERR**: Signals printer errors

An improved parallel port standard was defined by the IEEE: IEEE-1248
This is the port found in most modern PCs

Uses the same old centronics interface, has both 25 and 36 pin interfaces defined, but signal names are assigned according to the mode of operation.
Parallel Port

Five modes or operation are defined:

- **Compatible Mode**: defined for backward compatibility with the old unidirectional model, also known as **SPP** (standard parallel port)

- **Byte Mode**: bidirectional centronics mode, 8 bits wide

- **Nibble Mode**: defines the minimum characteristics for a parallel port, data is transferred in nibbles (4-bits)

- **Extended Parallel Port (EPP)**: bidirectional data transfer, and also addresses, for a maximum of 256 units.

- **Enhanced Capability Mode (ECP)**: same as EPP, but uses data compression, FIFO with DMA and interrupt capability and command cycles, 128 maximum units
**Digital-to-Analog (DAC) Converters**

Used to convert between analog and digital data.

For example, the DAC 0830 (National Semi Corp.) is an 8-bit DAC that transforms an 8-bit binary number to an analog voltage.
- 8-bit yields 256 different analog voltages.
- 10-bit, 12-bit and 16-bit are also available.
- Conversion time is 1µs.

Drive an external operational amp.
Digital-to-Analog (DAC) Converters

8-bit digital value drives D₀ through D₇.

The outputs are IOUT1 and IOUT2.

The output step voltage is defined by \(-V_{\text{REF}}\) (reference voltage), divided by 255, e.g. if \(V_{\text{REF}} = -5.0\text{V}\), then the output step voltage is +0.0196.

The output step voltage is called the resolution of the converter.

Internal structure of DAC0830

Latches are transparent when \(G = 1\)

Two latches implement 1 element buf disabled with ILE = 1 and \(\overline{CS} = 0\)
Analog-to-Digital (ADC) Converters

The ADC0804 is an 8-bit analog-to-digital converter that requires up to 100μs to convert an analog input voltage into a digital output.

To start conversion, \( \overline{WR} \) is pulsed with \( \overline{CS} \) at GND.

The INTR pin signals the end of the conversion process.
Analog-to-Digital (ADC) Converters

VI- and VI+ are connected to an internal operational amplifier.

To sense a 0 to +5V input.

To sense an input offset from GND.

The ADC0804 requires a clock, generated either with:

- An external clock applied to the CLK pin.
- Using an RC circuit.

\[ F_{CLK} = \frac{1}{1.1RC} \]

Permissible clk frequencies are 100KHz to 1.46MHz. Desirable to run at max.
Analog-to-Digital (ADC) Converters

ADC0804

DAC0830

Speaker

Microphone

Amp

1K

0.001uF

10K