

CMSC 313
COMPUTER ORGANIZATION
&
ASSEMBLY LANGUAGE
PROGRAMMING

LECTURE 25, SPRING 2013



TOPICS TODAY

- A 2-bit "CPU"




A 2-BIT "CPU"



2-BIT CPU: VERSION 1

- **2-bit ALU in sub-circuit**
- **Connect two 2-bit registers to 2-bit ALU**
- **Output of ALU stored in Register 1**




Instructions:
 00 = ADD A
 01 = A AND B
 10 = A OR B
 11 = NOT

**A 2-bit
 Arithmetic Logic Unit
 (ALU)**

2-BIT CPU: VERSION 2

- Use DEMUX to select destination register
- Use Logisim wire bundles

2-bit CPU, version 2




2-BIT CPU: VERSION 3

Use MUX to select input to each ALU "port".




2-bit CPU, version 3



2-BIT CPU: VERSION 4

- **Simplify "data bus" using wire bundles**
- **Add immediate operand to data bus**
- **Use result MUX to select input to DEMUX for destination register. Input may be:**
 - Register 0
 - Register 1
 - Immediate Operand
 - ALU output


2-bit CPU, version 4



2-BIT CPU: VERSION 5

Consolidate controls to a "control bus"






2-bit CPU, version 5


ALU Instructions:

- 00 = ADD A
- 01 = A AND B
- 10 = A OR B
- 11 = NOT



2-BIT CPU: VERSION 6

Use 8-bit "instruction code"



- i7:** 0 if ALU instruction, 1 otherwise
- i6 i5:** ALU instruction
- i4:** operand 1 register (Reg 0 or Reg 1)
- i3 i2 i1:** 0rx = operand 2 is Reg r
1xy = immediate operand xy
- i0:** destination register

2-BIT CPU: VERSION 6

Use 8-bit "instruction code"

i7	i6	i5	i4	i3	i2	i1	i0
1	0	0	0				

- i7:** 0 if ALU instruction, 1 otherwise
- i6 i5 i4:** 000 = move, others not implemented
- i3 i2 i1:** 0rx = source operand is Reg r
1xy = immediate operand xy
- i0:** destination register

INSTRUCTION DECODER

MUX for ALU port B

$$B1 = i3$$

$$B0 = \overline{i3} i2 \overline{i1} + \overline{i3} i2 i1$$
$$= \overline{i3} i2$$

i3	i2	i1	B1	B0	
0	0	0	0	0	} Reg 0
0	0	1	0	0	
0	1	0	0	1	} Reg 1
0	1	1	0	1	
1	0	0	1	0	} Imm
1	0	1	1	0	
1	1	0	1	0	
1	1	1	1	0	


INSTRUCTION DECODER

Result MUX control

$$M1 = \overline{i7} + i3$$

$$M0 = \overline{i7} + \overline{i3} i2$$

i7	i3	i2	i1	M1	M0	
0	0	0	0	1	1	ALU
0	0	0	1	1	1	
0	0	1	0	1	1	
0	0	1	1	1	1	
0	1	0	0	1	1	
0	1	0	1	1	1	
0	1	1	0	1	1	
0	1	1	1	1	1	
1	0	0	0	0	0	Reg0
1	0	0	1	0	0	
1	0	1	0	0	1	Reg1
1	0	1	1	0	1	
1	1	0	0	1	0	Imm
1	1	0	1	1	0	
1	1	1	0	1	0	
1	1	1	1	1	0	



00000000

Instr. Decode

2-bit CPU, version 6

ALU Instructions:

- 00 = ADD A
- 01 = A AND B
- 10 = A OR B
- 11 = NOT

00 00 00 00 11 0
 ALU inst ALU.A ALU.B imm Res MUX dest

ALU MUX


00=Reg0 01=Reg1
 10=imm 11=xx

RES MUX

00=Reg0 01=Reg1
 10=imm 11=ALU

0-0-0-0-0-0

Instruction Decoder



ALU Instruction

ALU A

ALU B

imm


result mux

dest mux

2-BIT CPU: VERSION 7

Added Program ROM which can store up to 16 instructions.





2-bit CPU, version 7

ALU Instructions:

- 00 = ADD A
- 01 = A AND B
- 10 = A OR B
- 11 = NOT

00 ALU inst 00 ALU A 10 ALU B 01 imm 10 Res MUX 1 dest

ALU MUX

00=Reg0 01=Reg1
 10=imm 11=xx


RES MUX

00=Reg0 01=Reg1
 10=imm 11=ALU

2-BIT CPU: VERSION 8

Added 4-bit counter which automatically advances Program ROM to next instruction.







2-bit CPU, version 8

ALU Instructions:

- 00 = ADD A
- 01 = A AND B
- 10 = A OR B
- 11 = NOT




00=Reg0 01=Reg1 00=Reg0 01=Reg1
10=imm 11=xx 10=imm 11=ALU

2-BIT CPU: VERSION 9

Implement 4-bit counter from scratch.



4-bit Counter




2-BIT CPU: VERSION 10


Implement Program ROM from scratch.



16-bit ROM



8 x 16-bit ROM



NEXT TIME

- **Memory Hierarchy**
- **Virtual Memory**

