

CMSC 411

Computer Architecture

Lecture 10

Single-Cycle Datapath and Control



Lecture's Overview

Previous Lecture:


- Representation of floating point numbers
(Sign, exponent, mantissa, single & double precision, IEEE 754)
- Floating point arithmetic
(Addition and Multiplication)
- Normalizing Floating point numbers
(Rounding, zero floating point number, special interpretation)

This Lecture:

- Processor design steps
- Building a datapath
- Control unit design
- Assemble a single cycle processor



Introduction




❑ We studied the user prospective: instruction set architecture, performance

❑ Performance of a machine is determined by:

- ➔ Instruction count
- ➔ Clock cycle time
- ➔ Clock cycles per instruction

❑ Processor design (datapath and control) will determine:

- ➔ Clock cycle time
- ➔ Clock cycles per instruction




How to Design a Processor: step-by-step

1. Analyze instruction set => datapath requirements
 - the meaning of each instruction is given by the *register transfers*
 - datapath must include storage element for ISA registers possibly more
 - datapath must support each register transfer
2. Select a set of datapath components and establish clocking methodology
3. Assemble datapath that meets the requirements
4. Analyze the implementation of each instruction to determine setting of control points that affects the register transfer
5. Assemble the control logic



The MIPS Instruction Formats

- All MIPS instructions are 32 bits, in one of three formats:



- The different fields are:

op: operation of the instruction

rs, rt, rd: the source and destination register specifiers

shamt: shift amount

funct: selects the variant of the operation in the “op” field

address / immediate: address offset or immediate value

target address: target address of the jump instruction




Step 1a: The instruction Subset for today

□ ADD and SUB


→ add rd, rs, rt

→ sub rd, rs, rt



□ OR Immediate:


→ ori rt, rs, imm16



□ LOAD & STORE Word


→ lw rt, rs, imm16

→ sw rt, rs, imm16



□ BRANCH:

→ beq rs, rt, imm16



Logical Register Transfers

- ❑ Logical register transfer gives the meaning of the instructions
- ❑ All start by fetching the instruction

op | rs | rt | rd | shamt | funct = MEM[PC]

op | rs | rt | Imm16 = MEM[PC]

inst. Register Transfers

ADD $R[rd] \leftarrow R[rs] + R[rt]; \quad PC \leftarrow PC + 4$

SUB $R[rd] \leftarrow R[rs] - R[rt]; \quad PC \leftarrow PC + 4$

ORI $R[rt] \leftarrow R[rs] + \text{zero_ext}(Imm16); \quad PC \leftarrow PC + 4$

LW $R[rt] \leftarrow \text{MEM}[R[rs] + \text{sign_ext}(Imm16)]; \quad PC \leftarrow PC + 4$

SW $\text{MEM}[R[rs] + \text{sign_ext}(Imm16)] \leftarrow R[rt]; \quad PC \leftarrow PC + 4$

BEQ if ($R[rs] == R[rt]$) then $PC \leftarrow PC + [\text{sign_ext}(Imm16)] \parallel 00$
else $PC \leftarrow PC + 4$



Back to Processor Design

Step 1: Requirements of the Instruction Set

- Memory: instruction & data
- Registers (32 x 32): read RS, read RT, Write RT or RD
- Program Counter
- Extender
- Add and Sub register or extended immediate
- Add 4 or the extended immediate to PC

Step 2: Components of the Datapath


- Combinational Elements
- Storage Elements
 - ➔ Clocking methodology



Combinational Elements


- **AND-gate**

- $Y = A \& B$




- **Multiplexer**

- $Y = S ? I1 : I0$




- **Adder**

- $Y = A + B$






- **Arithmetic/Logic Unit**

- $Y = F(A, B)$



Combinational Logic Elements


Basic Building Blocks



Storage Elements


Register:

- ❑ Similar to the D Flip Flop except
 - ➔ N-bit input and output
 - ➔ Write Enable input
- ❑ Write Enable:
 - ➔ negated (0): Data Out will not change
 - ➔ asserted (1): Data Out will become Data In




Register File:

- ❑ Consists of 32 registers:
 - ➔ Two 32-bit output busses: busA and busB
 - ➔ One 32-bit input bus: busW
- ❑ A register is selected by:
 - ➔ RA (number) selects a register to put on busA (data)
 - ➔ RB (number) selects a register to put on busB (data)
 - ➔ RW (number) selects a register to be written via busW (data) when Write Enable is 1
- ❑ Clock input (CLK)
 - ➔ The CLK input is a factor ONLY during write operation
 - ➔ During read operation, behaves as a combinational logic block:
RA or RB valid => busA or busB valid after “access time.”




Clocking Methodology

- Combinational logic transforms data during clock cycles
 - Between clock edges
 - Input from state elements, output to state element
 - Longest delay determines clock period




* Slide is courtesy of Dave Patterson

Clocking Methodology



- ❑ All storage elements are clocked by the same clock edge
- ❑ Cycle Time = CLK-to-Q + Longest Delay Path + Setup + Clock Skew
- ❑ $(\text{CLK-to-Q} + \text{Shortest Delay Path} - \text{Clock Skew}) > \text{Hold Time}$

Step 3: Datapath Assembly




Register Transfer Requirements Datapath Assembly

Datapath should support:


- ➔ Instruction fetch
- ➔ Operands reading
- ➔ Operation execution




Instruction Fetch Unit




a. Instruction memory



b. Program counter



c. Adder



❑ Fetch the Instruction: $\text{mem}[\text{PC}]$


❑ Update the program counter:

➔ Sequential Code:

$$\text{PC} \leftarrow \text{PC} + 4$$

➔ Branch and Jump:

$$\text{PC} \leftarrow \text{“something else”}$$




Supporting Add & Subtract


$R[rd] \leftarrow R[rs] \text{ op } R[rt]$

Example: add rd, rs, rt


- Ra, Rb, and Rw come from instruction's rs, rt, and rd fields
- ALUctr and RegWr: control logic after decoding the instruction



Register-Register Timing





Register Write Occurs Here





Logical Operations with Immediate

$$R[rt] \leftarrow R[rs] \text{ op ZeroExt}[imm16]$$





Supporting Load Operations

$R[rt] \leftarrow \text{Mem}[R[rs] + \text{SignExt}[\text{imm16}]]$ Example: lw $rt, rs, \text{imm16}$



Supporting Store Operations



Mem[R[rs] + SignExt[imm16] <- R[rt]] Example: sw rt, rs, imm16




Datapath for Branch Operations

beq rs, rt, imm16

Datapath generates condition (equal)



Processor Datapath




Critical Path

Register file and ideal memory:

- The CLK input is a factor **ONLY** during write operation
- During read operation, behave as combinational logic:
- Address valid ⇒ Output valid after “access time”

Critical Path (Load Operation) =
PC's Clk-to-Q +
Instruction Memory's Access Time +
Register File's Access Time +
ALU to Perform a 32-bit Add +
Data Memory Access Time +
Setup Time for Register File Write +
Clock Skew




Summary

Design Steps:


1. Analyze instruction set => datapath requirements
 2. Select set of datapath components and establish clocking methodology
 3. Assemble datapath meeting the requirements
 4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer
 5. Assemble the control logic
- ✓ done so far
- Next

- Next { Coordination for proper operation
- ✓ Done { Connections for Information flow





Single-cycle Datapath

□ Today's lecture will show you how to generate the control signals (underline)



Instruction Fetch Unit



Instruction \leftarrow mem[PC]


same for all instructions

PC \leftarrow PC + 4


same for all instructions except: Branch & Jump



Single Cycle Datapath during Add




$$R[rd] \leftarrow R[rs] + R[rt]$$




Datapath during Or Immediate


0




$$R[rt] \leftarrow R[rs] \text{ or } \text{ZeroExt}[Imm16]$$




Datapath during Or Immediate




$$R[rt] \leftarrow R[rs] \text{ or } \text{ZeroExt}[Imm16]$$




Single Cycle Datapath during Load




$$R[rt] \leftarrow \text{Data Memory} \{R[rs] + \text{SignExt}[\text{imm}16]\}$$




Single Cycle Datapath during Store



Data Memory {R[rs] + SignExt[imm16]} \leftarrow R[rt]




Single Cycle Datapath during Store




0


Data Memory {R[rs] + SignExt[imm16]} \leftarrow R[rt]




Single Cycle Datapath during Branch




if (R[rs] - R[rt] == 0) then Zero \leftarrow 1 ; else Zero \leftarrow 0



Instruction Fetch Unit at End of Branch



Step 4: Given Datapath: RTL \Rightarrow Control



Value of Control Signals

inst

Register Transfer


- ADD** $R[rd] \leftarrow R[rs] + R[rt];$ $PC \leftarrow PC + 4$
ALUsrc = RegB, ALUctr = “add”, RegDst = rd, RegWr, nPC_sel = “+4”
- SUB** $R[rd] \leftarrow R[rs] - R[rt];$ $PC \leftarrow PC + 4$
ALUsrc = RegB, ALUctr = “sub”, RegDst = rd, RegWr, nPC_sel = “+4”
- ORI** $R[rt] \leftarrow R[rs] + \text{zero_ext}(\text{Imm16});$ $PC \leftarrow PC + 4$
ALUsrc = Im, Extop = “Z”, ALUctr = “or”, RegDst = rt, RegWr, nPC_sel = “+4”
- LOAD** $R[rt] \leftarrow \text{MEM}[R[rs] + \text{sign_ext}(\text{Imm16})];$ $PC \leftarrow PC + 4$
ALUsrc = Im, Extop = “Sn”, ALUctr = “add”,
MemtoReg, RegDst = rt, RegWr, nPC_sel = “+4”
- STORE** $\text{MEM}[R[rs] + \text{sign_ext}(\text{Imm16})] \leftarrow R[rs];$ $PC \leftarrow PC + 4$
ALUsrc = Im, Extop = “Sn”, ALUctr = “add”, MemWr, nPC_sel = “+4”
- BEQ** if ($R[rs] == R[rt]$) then $PC \leftarrow PC + \text{sign_ext}(\text{Imm16}) || 00$ else $PC \leftarrow PC + 4$
nPC_sel = “Br”, ALUctr = “sub”



A Summary of the Control Signals


See Appendix A → **func**
→ **op**

	10 0000	10 0010	We Don't Care :-)				
	00 0000	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	add	sub	ori	lw	sw	beq	jump
RegDst	1	1	0	0	x	x	x
ALUSrc	0	0	1	1	1	0	x
MemtoReg	0	0	0	1	x	x	x
RegWrite	1	1	1	1	0	0	0
MemWrite	0	0	0	0	1	0	0
nPCsel	0	0	0	0	0	1	0
Jump	0	0	0	0	0	0	1
ExtOp	x	x	0	1	1	x	x
ALUctr<2:0>	Add	Subtract	Or	Add	Add	Subtract	xxx




The Concept of Local Decoding

op	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	R-type	ori	lw	sw	beq	jump
RegDst	1	0	0	x	x	x
ALUSrc	0	1	1	1	0	x
MemtoReg	0	0	1	x	x	x
RegWrite	1	1	1	0	0	0
MemWrite	0	0	0	1	0	0
Branch	0	0	0	0	1	0
Jump	0	0	0	0	0	1
ExtOp	x	0	1	1	x	x
ALUop<N:0>	"R-type"	Or	Add	Add	Subtract	xxx



Encoding of ALUop




- In this exercise, ALUop has to be 2 bits wide to represent:
 - (1) “R-type” instructions
 - “I-type” instructions that require the ALU to perform:
 - (2) Or, (3) Add (address calculation), and (4) Subtract (BEQ instruction)
- To implement the full MIPS ISA, ALUop has to be 3 bits for:
 - (1) “R-type” instructions
 - “I-type” instructions that require the ALU to perform:
 - (2) Or, (3) Add, (4) Subtract, and (5) And (Example: andi)


	R-type	ori	lw	sw	beq	jump
ALUop (Symbolic)	“R-type”	Or	Add	Add	Subtract	xxx
ALUop<2:0>	1 00	0 10	0 00	0 00	0 01	xxx



Decoding of the “func” Field



	R-type	ori	lw	sw	beq	jump
ALUOp (Symbolic)	“R-type”	Or	Add	Add	Subtract	xxx
ALUOp<2:0>	1 00	0 10	0 00	0 00	0 01	xxx



funct<5:0>	Instruction Operation
10 0000	add
10 0010	subtract
10 0100	and
10 0101	or
10 1010	set-on-less-than

ALUctr



ALUctr<2:0>	ALU Operation
000	Add
001	Subtract
010	And
110	Or
111	Set-on-less-than

The Truth Table for ALUctr

ALUop (Symbolic)	R-type	ori	lw	sw	beq
	"R-type"	Or	Add	Add	Subtract
ALUop<2:0>	1 00	0 10	0 00	0 00	0 01


func<3:0>	Instruction Op.
0000	add
0010	subtract
0100	and
0101	or
1010	set-on-less-than

ALUop			func				ALU Operation	ALUctr		
bit<2>	bit<1>	bit<0>	bit<3>	bit<2>	bit<1>	bit<0>		bit<2> >	bit<1>	bit<0>
0	0	0	x	x	x	x	Add	0	1	0
0	x	1	x	x	x	x	Subtract	1	1	0
0	1	x	x	x	x	x	Or	0	0	1
1	x	x	0	0	0	0	Add	0	1	0
1	x	x	0	0	1	0	Subtract	1	1	0
1	x	x	0	1	0	0	And	0	0	0
1	x	x	0	1	0	1	Or	0	0	1
1	x	x	1	0	1	0	Set on <	1	1	1



The Logic Equation for ALUctr

ALUop			func				ALUctr<2>
bit<2>	bit<1>	bit<0>	bit<3>	bit<2>	bit<1>	bit<0>	
0	x	1	x	x	x	x	1
1	x	x	0	0	1	0	1
1	x	x	1	0	1	0	1



This makes func<3> a don't care

$$\text{ALUctr}<2> = \text{!ALUop}<2> \& \text{ALUop}<0> + \text{ALUop}<2> \& \text{!func}<2> \& \text{func}<1> \& \text{!func}<0>$$

Similarly:

$$\text{ALUctr}<1> = \text{!ALUop}<2> \& \text{!ALUop}<1> + \text{ALUop}<2> \& \text{!func}<2> \& \text{!func}<0>$$

$$\begin{aligned} \text{ALUctr}<0> &= \text{!ALUop}<2> \& \text{ALUop}<0> \\ &+ \text{ALUop}<2> \& \text{!func}<3> \& \text{func}<2> \& \text{!func}<1> \& \text{func}<0> \\ &+ \text{ALUop}<2> \& \text{func}<3> \& \text{!func}<2> \& \text{func}<1> \& \text{!func}<0> \end{aligned}$$




Step 5: Logic for each control signal

- nPC_sel \leftarrow if (OP == BEQ) then ZERO else 0
- ALUsrc \leftarrow if (OP == "Rtype") then "regB" else "immed"
- ALUctr \leftarrow if (OP == "Rtype") then **funct**
elseif (OP == ORi) then "OR"
elseif (OP == BEQ) then "sub"
else "add"
- ExtOp \leftarrow if (OP == ORi) then "zero" else "sign"
- MemWr \leftarrow (OP == Store)
- MemtoReg \leftarrow (OP == Load)
- RegWr: \leftarrow if ((OP == Store) || (OP == BEQ)) then 0 else 1
- RegDst: \leftarrow if ((OP == Load) || (OP == ORi)) then 0 else 1



“Truth Table” for the Main Control




op	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	R-type	ori	lw	sw	beq	jump
RegDst	1	0	0	x	x	x
ALUSrc	0	1	1	1	0	x
MemtoReg	0	0	1	x	x	x
RegWrite	1	1	1	0	0	0
MemWrite	0	0	0	1	0	0
Branch	0	0	0	0	1	0
Jump	0	0	0	0	0	1
ExtOp	x	0	1	1	x	x
ALUOp (Symbolic)	“R-type”	Or	Add	Add	Subtract	xxx
ALUOp <2>	1	0	0	0	0	x
ALUOp <1>	0	1	0	0	0	x
ALUOp <0>	0	0	0	0	1	x

The “Truth Table” for RegWrite


op	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	R-type	ori	lw	sw	beq	jump
RegWrite	1	1	1	0	0	0

RegWrite = R-type + ori + lw


$$\begin{aligned}
 &= !op<5> \& !op<4> \& !op<3> \& !op<2> \& !op<1> \& !op<0> \quad (\text{R-type}) \\
 &+ !op<5> \& !op<4> \& op<3> \& op<2> \& !op<1> \& op<0> \quad (\text{ori}) \\
 &+ op<5> \& !op<4> \& !op<3> \& !op<2> \& op<1> \& op<0> \quad (\text{lw})
 \end{aligned}$$




Implementation of the Main Control



A Single Cycle Processor



Worst Case Timing (Load)



Conclusion

□ Summary

- Processor design steps
(ISA analysis, component selection, datapath assembly, control unit)
- Building a datapath
(Instruction fetch, register transfer requirements)
- Control unit design
(Steps of control design, register transfer logic)
- Single cycle processor
(Advantage and disadvantage, integration of datapath and control)
- Circuit implementation of control unit
(Logic equations, truth tables, combinational circuit)

□ Next Lecture

- Multi-cycle datapath
- Multi-cycle control

Read section 4.4 in 5th Ed.

