Memory and Its Organization in Computing Machines

Buses, Bridged Architectures and Cache Basics

Objectives

- After this lecture, you should be able to.....
 - Explain the requirement for and structure of computer buses
 - Interpret waveform diagrams for synchronous and asynchronous bus transactions
 - Indicate 3 kinds of bus arbitration
 - Describe 3 different methods of communication used for data transfer operations in computers
 - Indicate the hierarchy of different memory elements in a computer
 - Identify the structures associated with RAM and ROM and cache memory
 - Determine performance of different cache arrangements







Chapter 8 - Input and Output

The Synchronous Bus

• Timing diagram for a synchronous memory read (adapted from [Tanenbaum, 1999]).



Chapter 8 - Input and Output

The Asynchronous Bus

• Timing diagram for asynchronous memory read (adapted from [Tanenbaum, 1999]).























A Simplified Representation of the Four-Word by Four-Bit RAM



Principles of Computer Architecture by M. Murdocca and V. Heuring

© 1999 M. Murdocca and V. Heuring



Two Four-Word by Four-Bit RAMs are Used in Creating a Four-Word by Eight-Bit RAM



Chapter 7 - Memory Two Four-Word by Four-Bit RAMs Make up an Eight-Word by Four-Bit RAM

Chapter 7 - Memory

Single-In-Line Memory Module

 Adapted from(Texas Instruments, MOS Memory: Commercial and Military Specifications Data Book, Texas Instruments, Literature Response Center, P.O. Box 172228, Denver, Colorado, 1991.)

Principles of Computer Architecture by M. Murdocca and V. Heuring

PIN NOMENCLATURE				
A0-A9	Address Inputs			
CAS	Column-Address Strobe			
DQ1-DQ8	Data In/Data Out			
NC	No Connection			
RAS	Row-Address Strobe			
V _{CC}	5-V Supply			
V _{SS}	Ground			
W	Write Enable			

A Lookup Table (LUT) Implements an Eight-Bit ALU

Useful Info on Caches

 Here is a useful source of learning material associated with the operation of cache memory under the following URL:

http://www.cs.iastate.edu/~prabhu/Tutorial/title.html

- Gurpur Prabhu (lowa State University) has devised a website that recounts aspects of the use of cache memory resources on computers. There are useful animations of the operation and data replacement policies adopted by differently organized computer caches.
- You are encouraged to review this website and to refer to the relevant sections of the course textbook (sections 7.1 through 7.6)

Placement of Cache in a Computer System

• The *locality principle*: a recently referenced memory location is likely to be referenced again (*temporal locality*); a neighbor of a recently referenced memory location is likely to be referenced (*spatial locality*).

Principles of Computer Architecture by M. Murdocca and V. Heuring

© 1999 M. Murdocca and V. Heuring

An Associative Mapping Scheme for a Cache Memory

Chapter 7 - Memory

Associative Mapping Example

• Consider how an access to memory location $(A035F014)_{16}$ is mapped to the cache for a 2^{32} word memory. The memory is divided into 2^{27} blocks of $2^5 = 32$ words per block, and the cache consists of 2^{14} slots: Tag Word

 $27 \text{ bits} \qquad 5 \text{ bits}$ • If the addressed word is in the cache, it will be found in word (14)₁₆ of a slot that has tag (501AF80)₁₆, which is made up of the 27 most significant bits of the address. If the addressed word is not in the cache, then the block corresponding to tag field (501AF80)₁₆ is brought into an available slot in the cache from the main memory, and the memory reference is then satisfied from the cache. Tag Word

101000000110101111100000000101000

Principles of Computer Architecture by M. Murdocca and V. Heuring

© 1999 M. Murdocca and V. Heuring

Replacement Policies

- When there are no available slots in which to place a block, a *replacement policy* is implemented. The replacement policy governs the choice of which slot is freed up for the new block.
- Replacement policies are used for associative and setassociative mapping schemes, and also for virtual memory.
- Least recently used (LRU)
- First-in/first-out (FIFO)
- Least frequently used (LFU)
- Random
- Optimal (used for analysis only look backward in time and reverse-engineer the best possible strategy for a particular sequence of memory references.)

Principles of Computer Architecture by M. Murdocca and V. Heuring

© 1999 M. Murdocca and V. Heuring

A Direct Mapping Scheme for Cache Memory

Chapter 7 - Memory

Direct Mapping Example

 For a direct mapped cache, each main memory block can be mapped to only one slot, but each slot can receive more than one block. Consider how an access to memory location (A035F014)₁₆ is mapped to the cache for a 2³² word memory. The memory is divided into 2²⁷ blocks of 2⁵ = 32 words per block, and the cache consists of 2¹⁴ slots:

Tag	Slot	Word				
13 bits	14 bits	5 bits				
 If the addressed word is in the cache, it will be found in word (14)₁₆ of slot (2F80)₁₆, which will have a tag of (1406)₁₆. Tag Slot Word 						
101000000110	101111000000	0 1 0 1 0 0				
Principles of Computer Architecture by M. Murdocca and V. Heuring © 1999 M. Murdocca and V. Heuring						

A Set Associative Mapping Scheme for a Cache Memory

7-33		Chapter 7 - Memory				
Set-Associativ	e Mapping Exa	mple				
 Consider how an access to memory location (A035F014)₁₆ is mapped to the cache for a 2³² word memory. The memory is divided into 2²⁷ blocks of 2⁵ = 32 words per block, there are two blocks per set, and the cache consists of 2¹⁴ slots: 						
Tag	Set	Word				
14 bits	13 bits	5 bits				
 The leftmost 14 bits form the tag field, followed by 13 bits for the set field, followed by five bits for the word field: 						
Tag	Set	Word				
$1 \ 0 \ 1 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 1 \ 1$	0 1 1 1 1 1 0 0 0 0 0 0 0	$1 \ 0 \ 1 \ 0 \ 0$				
Principles of Computer Architecture by M. Murdocca and V. Heuring © 1999 M. Murdocca and V. He						

Principles of Computer Architecture by M. Murdocca and V. Heuring

© 1999 M. Murdocca and V. Heuring

Hit Ratios and Effective Access Times

Hit ratio and effective access time for single level cache:

 $Hit \ ratio = \frac{No. \ times \ referenced \ words \ are \ in \ cache}{Total \ number \ of \ memory \ accesses}$

Eff. access time = $\frac{(\# hits)(Time per hit) + (\# misses)(Time per miss)}{Total number of memory access}$

Hit ratios and effective access time for multi-level cache:

 $H_1 = \frac{No. \ times \ accessed \ word \ is \ in \ on-chip \ cache}{Total \ number \ of \ memory \ accesses}$

 $H_2 = \frac{\text{No. times accessed word is in off-chip cache}}{\text{No. times accessed word is not in on-chip cache}}$

 $T_{EFF} = (No. on-chip cache hits)(On-chip cache hit time) +$ (No. off-chip cache hits)(Off-chip cache hit time) + (No. off-chip cache misses)(Off-chip cache miss time) /Total number of memory accesses Principles of Computer Architecture by M. Murdocca and V. Heurina © 1999 M. Murdocca and V. Heuring

Direct Mapped Cache Example

- Compute hit ratio and effective access time for a program that executes from memory locations 48 to 95, and then loops 10 times from 15 to 31.
- The direct mapped cache has four 16word slots, a hit time of 80 ns, and a miss time of 2500 ns. Loadthrough is used. The cache is initially empty.

7-36

Principles of Computer Architecture by M. Murdocca and V. Heuring

Table of Events for Example Program

Event	Location	Time	Comment	
1 miss	48	2500ns	Memory block 3 to cache slot 3	
15 hits	49-63	$80ns \times 15 = 1200ns$		
1 miss	64	2500ns	Memory block 4 to cache slot 0	
15 hits	65-79	80ns×15=1200ns		
1 miss	80	2500ns	Memory block 5 to cache slot 1	
15 hits	81-95	80ns×15=1200ns		
1 miss	15	2500ns	Memory block 0 to cache slot 0	
1 miss	16	2500ns	Memory block 1 to cache slot 1	
15 hits	17-31	80ns×15=1200ns		
9 hits	15	80ns×9=720ns	Last nine iterations of loop	
144 hits	16-31	80ns×144=12,240ns	Last nine iterations of loop	
Total hits = 213 Total misses = 5				
Principles of Computer Architecture by M. Murdeese and V. Heuring				

Calculation of Hit Ratio and Effective Access Time for Example Program

Hit ratio =
$$\frac{213}{218}$$
 = 97.7%

$$EffectiveAccessTime = \frac{(213)(80ns) + (5)(2500ns)}{218} = 136ns$$

Principles of Computer Architecture by M. Murdocca and V. Heuring

© 1999 M. Murdocca and V. Heuring