Introduction to Finite State Machines and their Design

Review of Objectives

After this lecture, you should be able to.....

- Draw a block diagram of a general FSM
- Design a finite state machine from a functional description by
 - Drawing a state transition diagram
 - Deriving a state table from the state transition diagram
 - Assigning states, determining # of FF's required
 - Drawing up a truth table
 - Designing logic for combinational logic unit
 - Drawing the complete schematic
- State the differences in Mealy and Moore FSM's
- Build module 2N counters using JK FF's

Classical Model of a Finite State Machine

• An FSM is composed of a combinational logic unit and delay elements (called *flip-flops*) in a feedback path, which maintains state information. This particular FSM is based on the Mealy Model.



Principles of Computer Architecture by M. Murdocca and V. Heuring

Example: Modulo-4 Counter

• Counter has a clock input (CLK) and a RESET input.

A-4

• Counter has two output lines, which take on values of 00, 01, 10, and 11 on subsequent clock cycles.





State Table for Mod-4 Counter



State Assignment for Mod-4 Counter

Present Input	RESET		
state (S_t)	0	1	
A:00	01/01	00/00	
<i>B</i> :01	10/10	00/00	
<i>C</i> :10	11/11	00/00	
D:11	00/00	00/00	

Principles of Computer Architecture by M. Murdocca and V. Heuring

© 1999 M. Murdocca and V. Heuring

Truth Table for Mod-4 Counter

$\begin{bmatrix} RESET \\ r(t) \end{bmatrix}$	$s_1(t)$	$s_0(t)$	$s_1 s_0(t+1)$	$q_1 q_0(t+1)$
0	0	0	01	01
0	0	1	10	10
0	1	0	11	11
0	1	1	00	00
1	0	0	00	00
1	0	1	00	00
1	1	0	00	00
1	1	1	00	00

$$s_0(t+1) = \overline{r(t)}\overline{s_1(t)}\overline{s_0(t)} + \overline{r(t)}\overline{s_1(t)}\overline{s_0(t)}$$

$$s_1(t+1) = \overline{r(t)}\overline{s_1(t)}\overline{s_0(t)} + \overline{r(t)}\overline{s_1(t)}\overline{s_0(t)}$$

$$q_0(t+1) = \overline{r(t)}\overline{s_1(t)}\overline{s_0(t)} + \overline{r(t)}\overline{s_1(t)}\overline{s_0(t)}$$

$$q_1(t+1) = \overline{r(t)}\overline{s_1(t)}\overline{s_0(t)} + \overline{r(t)}\overline{s_1(t)}\overline{s_0(t)}$$

Principles of Computer Architecture by M. Murdocca and V. Heuring



Example: A Sequence Detector

• <u>Example</u>: Design a machine that outputs a 1 when exactly two of the last three inputs are 1.

- *e.g.* input sequence of 011011100 produces an output sequence of 001111010.
- Assume input is a 1-bit serial line.
- Use D flip-flops and 8-to-1 Multiplexers.
- Start by constructing a state transition diagram (next slide).

Sequence Detector State Transition Diagram



Sequence Detector State Table

Input Present state	0	X 1
Tresent state		
A	B/0	C/0
В	D/0	E/0
С	F/0	G/0
D	D/0	E/0
E	F/0	G/1
F	D/0	E/1
G	F/1	G/0

Principles of Computer Architecture by M. Murdocca and V. Heuring

Sequence Detector State Assignment

Input		X
Present state	0	1
$S_2 S_1 S_0$	$S_2S_1S_0Z$	$S_2 S_1 S_0 Z_1 O'O$
A: 000		010/0
B: 001	011/0	100/0
C: 010	101/0	110/0
D: 011	011/0	100/0
<i>E</i> : 100	101/0	110/1
F: 101	011/0	100/1
G: 110	101/1	110/0
	(a)	

Input and	Next state			
state at and output at				
time t	time $t+1$			
	i			
$s_2 s_1 s_0 x$	$s_2 s_1 s_0 z$			
0000	0010			
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	0 1 0 0			
0 0 1 0	0 1 1 0			
0 0 1 1	1 0 0 0			
0 1 0 0	1 0 1 0			
0 1 0 1	1 1 0 0			
0 1 1 0	0 1 1 0			
0 1 1 1	1 0 0 0			
1 0 0 0	1 0 1 0			
1 0 0 1	1 1 0 1			
1 0 1 0	0 1 1 0			
1 0 1 1	1 0 0 1			
1 1 0 0	1 0 1 1			
1 1 0 1	1 1 0 0			
	d d d d			
1 1 1 1	d d d d			

(b)

Principles of Computer Architecture by M. Murdocca and V. Heuring



Example: A Vending Machine Controller

- Example: Design a finite state machine for a vending machine controller that accepts nickels (5 cents each), dimes (10 cents each), and quarters (25 cents each). When the value of the money inserted equals or exceeds twenty cents, the machine vends the item and returns change if any, and waits for next transaction.
- Implement with PLA and D flip-flops.

Vending Machine State Transition Diagram



Vending Machine State Table and State Assignment

Input P.S.	N 00	D 01	Q 10		Input P.S.	$N \\ x_1 x_0 \\ 00$	$\begin{array}{c} \mathrm{D} \\ x_1 x_0 \\ 01 \end{array}$	$\begin{array}{c} \mathbf{Q} \\ x_1 x_0 \\ 10 \end{array}$
A B C D	<i>B</i> /000 <i>C</i> /000 <i>D</i> /000 <i>A</i> /100	C/000 D/000 A/100 A/110	A/110 A/101 A/111 B/111		$s_1 s_0$ A:00 B:01 C:10 D:11	01/000 10/000 11/000 00/100	$s_1 s_0 / z_2 z_1 z_1 z_1 z_1 z_1 z_1 z_1 z_1 z_1 z_1$	² 0 00/110 00/101 00/111 01/111
	(a	ı)					(b)	
rinciples of Computer /	Architecture b	y M. Murdocca	a and V. Heuri	ng			© 1999 M. Mu	docca and V. H

PLA Vending Machine Controller



Moore Modulo-4 Counter

- Mealy Model: Outputs are functions of Inputs and Present State.
- Previous FSM designs were Mealy Machines, in which next state was computed from present state and inputs.
- Moore Model: Outputs are functions of Present State only.



Modulo-8 Counter

• Note the use of the T flip-flops, implemented as J-K's. They are used to toggle the input of the next flip-flop when its output is 1.



Review of Objectives

We.....

- Examined the processes involved in designing Finite State Machines or FSMs
 - Design carried out six steps, which are to
 - Draw a state transition diagram
 - Write the state transition table
 - Develop state assignments (SA's)
 - Modify the state transition table to reflect the chosen SA's
 - Draw up a truth table and using this to design the combinational logic unit of the FSM
 - Finally draw up the complete logic schematic of the FSM
- Reviewed function of Mealy & Moore FSM's
- Reviewed a modulo 8 counter using JK FF's