Beyond SSI Logic Integrated Circuits

Combinational Logic Components

Learning Objectives

After this lecture, you should be able to.....

- Distinguish between logic gates and components
- Describe and apply the listed functions:
 - Multiplexer
 - Demultiplexer
 - Decoder
 - Priority Encoder
 - Programmable Logic Array
- Design a ripple carry adder using the different components described

Digital Components

- High level digital circuit designs are normally made using collections of logic gates referred to as components, rather than using individual logic gates. The majority function can be viewed as a component.
- Levels of integration (numbers of gates) in an integrated circuit (IC):

Small scale integration (SSI): 10-100 gates.

Medium scale integration (MSI): 100 to 1000 gates.

Large scale integration (LSI): 1000-10,000 logic gates.

Very large scale integration (VLSI): 10,000-upward.

These levels are approximate, but the distinctions are useful in comparing the relative complexity of circuits.

Let us consider several useful MSI components:

Principles of Computer Architecture by M. Murdocca and V. Heuring

© 1999 M. Murdocca and V. Heuring





Implementing the Majority Function with an 8-1 Mux



Principle: Use the mux select to pick out the selected minterms of the function.

Principles of Computer Architecture by M. Murdocca and V. Heuring

© 1999 M. Murdocca and V. Heuring

More Efficiency: Using a 4-1 Mux to Implement the Majority Function



Principle: Use the A and B inputs to select a pair of minterms. The value applied to the MUX input is selected from {0, 1, C, C} to pick the desired behavior of the minterm pair.

Principles of Computer Architecture by M. Murdocca and V. Heuring

© 1999 M. Murdocca and V. Heuring

The Demultiplexer (DEMUX)







Using a Decoder to Implement the Majority Function



The Priority Encoder

An encoder translates a set of inputs into a binary encoding,

Can be thought of as the converse of a decoder.

A priority encoder imposes an order on the inputs.

 A_i has a higher priority than A_{i+1}



B-12

Programmable Logic Arravs (PLAs)

A PLA is a customizable AND matrix followed by a customizable OR matrix:



Principles of Computer Architecture by M. Murdocca and V. Heuring



Using a PLA to Implement the Majority Function



Principles of Computer Architecture by M. Murdocca and V. Heuring

© 1999 M. Murdocca and V. Heuring

Using PLAs to Implement an Adder



Cout

PLA Realization of a Full Adder

A



B-16

A Multi-Bit Ripple-

Carry Adder

Objectives Completed

- Differentiated logic gates from components
- Described the function of the Multiplexer (MUX), Demultiplexer (DEMUX), Decoder, Priority Encoder, Programmable Logic Array
- Designed a ripple carry adder using the different components described

Next time

- Making smaller circuits with logic reduction techniques
- Characterizing propagation delay in gates
- OR gate and MUX decomposition methods of logic reduction
- SSI : small scale integrated circuit