CMSC 313 Lecture 06

- Project 1 Questions
- More on Conditional Jump Instructions
- Short Jumps vs Near Jumps
- Using Jump Instructions
- Logical (bit manipulation) Instructions

 \diamond AND, OR, NOT, SHL, SHR, SAL, SAR, ROL, ROR, RCL, RCR

- More Arithmetic Instructions
 - \diamond NEG, MUL, IMUL, DIV
- Project 2

Recap Conditional Jumps

• Uses flags to determine whether to jump

 \diamond Example: JAE (jump above or equal) jumps when the Carry Flag = 0

CMP EAX, 1492 JAE OceanBlue

Unsigned vs signed jumps

 \diamond Example: use JAE for unsigned data JGE (greater than or equal) for signed data

CMP	EAX, 1492	CMP	EAX, -42
JAE	OceanBlue	JGE	Somewhere

Instruction Mnemonic	Condition (Flag States)	Description
Unsigned Conditional Jumps		
JA/JNBE	(CF or ZF)=0	Above/not below or equal
JAE/JNB	CF=0	Above or equal/not below
JB/JNAE	CF=1	Below/not above or equal
JBE/JNA	(CF or ZF)=1	Below or equal/not above
JC	CF=1	Carry
JE/JZ	ZF=1	Equal/zero
JNC	CF=0	Not carry
JNE/JNZ	ZF=0	Not equal/not zero
JNP/JPO	PF=0	Not parity/parity odd
JP/JPE	PF=1	Parity/parity even
JCXZ	CX=0	Register CX is zero
JECXZ	ECX=0	Register ECX is zero
Signed Conditional Jumps		
JG/JNLE	((SF xor OF) or ZF) =0	Greater/not less or equal
JGE/JNL	(SF xor OF)=0	Greater or equal/not less
JL/JNGE	(SF xor OF)=1	Less/not greater or equal
JLE/JNG	((SF xor OF) or ZF)=1	Less or equal/not greater
JNO	OF=0	Not overflow
JNS	SF=0	Not sign (non-negative)
JO	OF=1	Overflow
JS	SF=1	Sign (negative)

Table 7-4. Conditional Jump Instructions

INSTRUCTION SET REFERENCE

Jcc—Jump if Condition Is Met

Opcode	Instruction	Description
77 cb	JA rel8	Jump short if above (CF=0 and ZF=0)
73 cb	JAE rel8	Jump short if above or equal (CF=0)
72 cb	JB rel8	Jump short if below (CF=1)
76 cb	JBE rel8	Jump short if below or equal (CF=1 or ZF=1)
72 cb	JC rel8	Jump short if carry (CF=1)
E3 <i>cb</i>	JCXZ rel8	Jump short if CX register is 0
E3 <i>cb</i>	JECXZ rel8	Jump short if ECX register is 0
74 cb	JE rel8	Jump short if equal (ZF=1)
7F <i>cb</i>	JG rel8	Jump short if greater (ZF=0 and SF=OF)
7D <i>cb</i>	JGE rel8	Jump short)if(greater or equal (SF=OF)
7C cb	JL rel8	Jump short if less (SF<>OF)
7E <i>cb</i>	JLE rel8	Jump short if less or equal (ZF=1 or SF<>OF)
76 cb	JNA rel8	Jump short if not above (CF=1 or ZF=1)
72 cb	JNAE rel8	Jump short if not above or equal (CF=1)
73 cb	JNB rel8	Jump short if not below (CF=0)
77 cb	JNBE rel8	Jump short if not below or equal (CF=0 and ZF=0)
73 cb	JNC rel8	Jump short if not carry (CF=0)
75 cb	JNE rel8	Jump short if not equal (ZF=0)
7E <i>cb</i>	JNG rel8	Jump short if not greater (ZF=1 or SF<>OF)
7C cb	JNGE rel8	Jump short if not greater or equal (SF<>OF)
7D <i>cb</i>	JNL rel8	Jump short if not less (SF=OF)
7F <i>cb</i>	JNLE rel8	Jump short if not less or equal (ZF=0 and SF=OF)
71 cb	JNO rel8	Jump short if not overflow (OF=0)
7B <i>cb</i>	JNP rel8	Jump short if not parity (PF=0)
79 cb	JNS rel8	Jump short if not sign (SF=0)
75 cb	JNZ rel8	Jump short if not zero (ZF=0)
70 cb	JO rel8	Jump short if overflow (OF=1)
7A cb	JP rel8	Jump short if parity (PF=1)
7A cb	JPE rel8	Jump short if parity even (PF=1)
7B <i>cb</i>	JPO rel8	Jump short if parity odd (PF=0)
78 cb	JS rel8	Jump short if sign (SF=1)
74 cb	JZ rel8	Jump short if zero (ZF ← 1)
0F 87 <i>cw/cd</i>	JA rel16/32	Jump near if above (CF=0 and ZF=0)
0F 83 <i>cw/cd</i>	JAE rel16/32	Jump near if above or equal (CF=0)
0F 82 <i>cw/cd</i>	JB rel16/32	Jump near if below (CF=1)
0F 86 <i>cw/cd</i>	JBE rel16/32	Jump near if below or equal (CF=1 or ZF=1)
0F 82 <i>cw/cd</i>	JC rel16/32	Jump near if carry (CF=1)
0F 84 <i>cw/cd</i>	JE rel16/32	Jump near if equal (ZF=1)
0F 84 <i>cw/cd</i>	JZ rel16/32	Jump near if 0 (ZF=1)
0F 8F <i>cw/cd</i>	JG rel16/32	Jump near if greater (ZF=0 and SF=OF)

INSTRUCTION SET REFERENCE

Jcc—Jump if Condition Is Met (Continued)

Opcode	Instruction	Description
0F 8D <i>cw/cd</i>	JGE rel16/32	Jump near if greater or equal (SF=OF)
0F 8C cw/cd	JL rel16/32	Jump near if less (SF<>OF)
0F 8E <i>cw/cd</i>	JLE rel16/32	Jump near if less or equal (ZF=1 or SF<>OF)
0F 86 <i>cw/cd</i>	JNA rel16/32	Jump near if not above (CF=1 or ZF=1)
0F 82 <i>cw/cd</i>	JNAE rel16/32	Jump near if not above or equal (CF=1)
0F 83 <i>cw/cd</i>	JNB rel16/32	Jump near if not below (CF=0)
0F 87 <i>cw/cd</i>	JNBE rel16/32	Jump near if not below or equal (CF=0 and ZF=0)
0F 83 <i>cw/cd</i>	JNC rel16/32	Jump near if not carry (CF=0)
0F 85 <i>cw/cd</i>	JNE rel16/32	Jump near if not equal (ZF=0)
0F 8E <i>cw/cd</i>	JNG rel16/32	Jump near if not greater (ZF=1 or SF<>OF)
0F 8C cw/cd	JNGE rel16/32	Jump near if not greater or equal (SF<>OF)
0F 8D <i>cw/cd</i>	JNL re/16/32	Jump near if not less (SF=OF)
0F 8F <i>cw/cd</i>	JNLE rel16/32	Jump near if not less or equal (ZF=0 and SF=OF)
0F 81 <i>cw/cd</i>	JNO rel16/32	Jump near if not overflow (OF=0)
0F 8B <i>cw/cd</i>	JNP rel16/32	Jump near if not parity (PF=0)
0F 89 <i>cw/cd</i>	JNS rel16/32	Jump near if not sign (SF=0)
0F 85 <i>cw/cd</i>	JNZ rel16/32	Jump near if not zero (ZF=0)
0F 80 <i>cw/cd</i>	JO rel16/32	Jump near if overflow (OF=1)
0F 8A <i>cw/cd</i>	JP rel16/32	Jump near if parity (PF=1)
0F 8A <i>cw/cd</i>	JPE rel16/32	Jump near if parity even (PF=1)
0F 8B <i>cw/cd</i>	JPO rel16/32	Jump near if parity odd (PF=0)
0F 88 <i>cw/cd</i>	JS rel16/32	Jump near if sign (SF=1)
0F 84 <i>cw/cd</i>	JZ rel16/32	Jump near if 0 (ZF=1)

Description

Checks the state of one or more of the status flags in the EFLAGS register (CF, OF, PF, SF, and ZF) and, if the flags are in the specified state (condition), performs a jump to the target instruction specified by the destination operand. A condition code (cc) is associated with each instruction to indicate the condition being tested for. If the condition is not satisfied, the jump is not performed and execution continues with the instruction following the Jcc instruction.

The target instruction is specified with a relative offset (a signed offset relative to the current value of the instruction pointer in the EIP register). A relative offset (*rel8*, *rel16*, or *rel32*) is generally specified as a label in assembly code, but at the machine code level, it is encoded as a signed, 8-bit or 32-bit immediate value, which is added to the instruction pointer. Instruction coding is most efficient for offsets of -128 to +127. If the operand-size attribute is 16, the upper two bytes of the EIP register are cleared to 0s, resulting in a maximum instruction pointer size of 16 bits.

INSTRUCTION SET REFERENCE

Jcc—Jump if Condition Is Met (Continued)

The conditions for each J*cc* mnemonic are given in the "Description" column of the table on the preceding page. The terms "less" and "greater" are used for comparisons of signed integers and the terms "above" and "below" are used for unsigned integers.

Because a particular state of the status flags can sometimes be interpreted in two ways, two mnemonics are defined for some opcodes. For example, the JA (jump if above) instruction and the JNBE (jump if not below or equal) instruction are alternate mnemonics for the opcode 77H.

The Jcc instruction does not support far jumps (jumps to other code segments). When the target for the conditional jump is in a different segment, use the opposite condition from the condition being tested for the Jcc instruction, and then access the target with an unconditional far jump (JMP instruction) to the other segment. For example, the following conditional far jump is illegal:

JZ FARLABEL;

To accomplish this far jump, use the following two instructions:

JNZ BEYOND; JMP FARLABEL; BEYOND:

The JECXZ and JCXZ instructions differs from the other Jcc instructions because they do not check the status flags. Instead they check the contents of the ECX and CX registers, respectively, for 0. Either the CX or ECX register is chosen according to the address-size attribute. These instructions are useful at the beginning of a conditional loop that terminates with a conditional loop instruction (such as LOOPNE). They prevent entering the loop when the ECX or CX register is equal to 0, which would cause the loop to execute 2^{32} or 64K times, respectively, instead of zero times.

All conditional jumps are converted to code fetches of one or two cache lines, regardless of jump address or cacheability.

Operation

```
IF condition

THEN

EIP \leftarrow EIP + SignExtend(DEST);

IF OperandSize \leftarrow 16

THEN

EIP \leftarrow EIP AND 0000FFFFH;

FI;

ELSE (* OperandSize = 32 *)

IF EIP < CS.Base OR EIP > CS.Limit

#GP

FI;

FI;
```

3-356

INSTRUCTION SET REFERENCE

Jcc—Jump if Condition Is Met (Continued)

Flags Affected

None.

Protected Mode Exceptions

#GP(0) If the offset being jumped to is beyond the limits of the CS segment.

Real-Address Mode Exceptions

#GP

If the offset being jumped to is beyond the limits of the CS segment or is outside of the effective address space from 0 to FFFFH. This condition can occur if a 32-bit address size override prefix is used.

Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode

Closer look at JGE

• JGE jumps if and only if SF = OF

Second Examples using 8-bit registers. Which of these result in a jump?

1.	MOV CMP JGE	AL, 96 AL, 80 Somewhere	2.	MOV CMP JGE	AL, -64 AL, 80 Somewhere
3.	MOV CMP JGE	AL, 64 AL, -80 Somewhere	4.	MOV CMP JGE	AL, 64 AL, 80 Somewhere

- if OF=0, then use SF to check whether A-B >= 0.
- if OF=1, then do opposite of SF.
- JGE works after a CMP instruction, even when subtracting the operands result in an overflow!

UMBC, CMSC313, Richard Chang <chang@umbc.edu>

Short Jumps vs Near Jumps

Jumps use relative addressing

Assembler computes an "offset" from address of current instruction

Ocode produced is "relocatable"

• Short jumps use 8-bit offsets

o Target label must be -128 bytes to +127 bytes away

• Conditional jumps use short jumps by default. To use a near jump:

JGE NEAR Somewhere

• Near jumps use 32-bit offsets

 \diamond Target label must be -2³² to +2³²-1 bytes away (4 gigabyte range)

JMP SHORT Somewhere

```
; File: jmp.asm
; Demonstrating near and short jumps
;
       section .text
       global start
start: nop
       ; initialize
             eax, 17
                        ; eax := 17
start: mov
                          ; 17 - 42 is ...
              eax, 42
       cmp
                           ; exit if 17 >= 42
             exit
       jge
       jge short exit
       jge near exit
             exit
       jmp
       jmp
             short exit
             near exit
       jmp
              ebx, 0
                        ; exit code, 0=normal
exit:
      mov
      mov
              eax, 1
                         ; Exit.
              080н
                         ; Call kernel.
       int
```

1			; File:	jmp.asm						
2			;							
3			; Demon	strating	near	and short	jur	nps		
4			;							
5										
6				section	.text					
7				global _	_start					
8										
9	0000000	90	_start:	nop						
10										
11				; initia	alize					
12										
13	0000001	B811000000	start:	mov	eax,	17	;	eax	:= 17	
14	0000006	3D2A000000		cmp	eax,	42	;	17 -	42 is	• • •
15										
16	000000B	7D14		jge	exit		;	exit	if 17	>= 42
17	000000D	7D12		jge	short	exit				
18	000000F	0F8D0C000000		jge	near	exit				
19										
20	0000015	E907000000		jmp	exit					
21	000001A	EB05		jmp	short	exit				
22	000001C	E900000000		jmp	near	exit				
23										
24	00000021	BB00000000	exit:	mov	ebx,	0	;	exit	code,	0=normal
25	00000026	B801000000		mov	eax,	1	;	Exit	•	
26	000002в	CD80		int	080н		;	Call	kernel	L.

Converting an if Statement

```
if (x < y) {
    statement block 1 ;
} else {
    statement block 2 ;
}</pre>
```



Converting a while Loop





Logical (bit manipulation) Instructions

• AND: used to clear bits (store 0 in the bits):

 \diamond To clear the lower 4 bits of the AL register:

AND	AL, FOh	1101	0110
		<u>1111</u>	0000
		1101	0000

• OR: used to set bits (store 1 in the bits):

○ To set the lower 4 bits of the AL register:

OR	AL, OFh	1101	0110
		0000	1111
		1101	1111

• NOT: flip all the bits

• Shift and Rotate instructions move bits around

INSTRUCTION SET REFERENCE

AND—Logical AND

Opcode	Instruction	Description
24 ib	AND AL,imm8	AL AND imm8
25 iw	AND AX,imm16	AX AND imm16
25 id	AND EAX,imm32	EAX AND imm32
80 /4 <i>ib</i>	AND r/m8,imm8	r/m8 AND imm8
81 /4 <i>iw</i>	AND <i>r/m16,imm16</i>	r/m16 AND imm16
81 /4 <i>id</i>	AND r/m32,imm32	r/m32 AND imm32
83 /4 <i>ib</i>	AND r/m16,imm8	r/m16 AND imm8 (sign-extended)
83 /4 <i>ib</i>	AND r/m32,imm8	r/m32 AND imm8 (sign-extended)
20 /r	AND <i>r/m8,r8</i>	r/m8 AND r8
21 /r	AND <i>r/m16,r16</i>	r/m16 AND r16
21 /r	AND <i>r/m32,r32</i>	r/m32 AND r32
22 /r	AND <i>r8,r/m8</i>	r8 AND r/m8
23 /r	AND <i>r16,r/m16</i>	r16 AND r/m16
23 /r	AND r32,r/m32	r32 AND r/m32

Description

Performs a bitwise AND operation on the destination (first) and source (second) operands and stores the result in the destination operand location. The source operand can be an immediate, a register, or a memory location; the destination operand can be a register or a memory location. (However, two memory operands cannot be used in one instruction.) Each bit of the result is set to 1 if both corresponding bits of the first and second operands are 1; otherwise, it is set to 0.

This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.

Operation

DEST ← DEST AND SRC;

Flags Affected

The OF and CF flags are cleared) the SF, ZF, and PF flags are set according to the result. The state of the AF flag is undefined.

Protected Mode Exceptions

#GP(0)If the destination operand points to a nonwritable segment.If a memory operand effective address is outside the CS, DS, ES, FS, or
GS segment limit.If the DS, ES, FS, or GS register contains a null segment selector.

INSTRUCTION SET REFERENCE

Opcode	Instruction	Description	
0C ib	OR AL, <i>imm8</i>	AL OR imm8	
0D <i>iw</i>	OR AX,imm16	AX OR imm16	
0D id	OR EAX,imm32	EAX OR imm32	
80 /1 <i>ib</i>	OR r/m8,imm8	r/m8 OR imm8	
81 /1 <i>iw</i>	OR r/m16,imm16	r/m16 OR imm16	
81 /1 <i>id</i>	OR r/m32,imm32	r/m32 OR imm32	
83 /1 <i>ib</i>	OR	r/m16 OR imm8 (sign-extended)	
83 /1 <i>ib</i>	OR r/m32,imm8	r/m32 OR imm8 (sign-extended)	
08 /r	OR <i>r/m8,r8</i>	<i>r/m8</i> OR <i>r8</i>	
09 / <i>r</i>	OR <i>r/m16,r16</i>	<i>r/m16</i> OR <i>r16</i>	
09 / <i>r</i>	OR <i>r/m32,r32</i>	r/m32 OR r32	
0A /r	OR <i>r8,r/m8</i>	r8 OR r/m8	
0B /r	OR r16,r/m16	r16 OR r/m16	
0B /r	OR r32,r/m32	r32 OR r/m32	

OR—Logical Inclusive OR

Description

Performs a bitwise inclusive OR operation between the destination (first) and source (second) operands and stores the result in the destination operand location. The source operand can be an immediate, a register, or a memory location; the destination operand can be a register or a memory location. (However, two memory operands cannot be used in one instruction.) Each bit of the result of the OR instruction is set to 0 if both corresponding bits of the first and second operands are 0; otherwise, each bit is set to 1.

This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.

Operation

DEST ← DEST OR SRC;

Flags Affected

The OF and CF flags are cleared) the SF, ZF, and PF flags are set according to the result. The state of the AF flag is undefined.

Protected Mode Exceptions

#GP(0)If the destination operand points to a nonwritable segment.If a memory operand effective address is outside the CS, DS, ES, FS, or
GS segment limit.If the DS, ES, FS, or GS register contains a null segment selector.

INSTRUCTION SET REFERENCE

NOT—One's Complement Negation

Opcode	Instruction	Description	
F6 /2	NOT <i>r/m8</i>	Reverse each bit of r/m8	
F7 /2	NOT <i>r/m16</i>	Reverse each bit of r/m16	
F7 /2	NOT <i>r/m32</i>	Reverse each bit of r/m32	

Description

Performs a bitwise NOT operation (each 1 is cleared to 0, and each 0 is set to 1) on the destination operand and stores the result in the destination operand location. The destination operand can be a register or a memory location.

This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.

Operation

DEST ← NOT DEST;

Flags Affected

None.

Protected Mode Exceptions

#GP(0)	If the destination operand points to a nonwritable segment.
	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
	If the DS, ES, FS, or GS register contains a null segment selector.
#SS(0)	If a memory operand effective address is outside the SS segment limit.
#PF(fault-code)	If a page fault occurs.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Real-Address Mode Exceptions

#GP	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS	If a memory operand effective address is outside the SS segment limit.

INSTRUCTION SET REFERENCE

intel

SAL/SAR/SHL/SHR—Shift

Opcode	Instruction	Description
D0 /4	SAL <i>r/m8</i> ,1	Multiply r/m8 by 2, once
D2 /4	SAL r/m8,CL	Multiply r/m8 by 2, CL times
C0 /4 <i>ib</i>	SAL r/m8,imm8	Multiply r/m8 by 2, imm8 times
D1 /4	SAL <i>r/m16</i> ,1	Multiply r/m16 by 2, once
D3 /4	SAL	Multiply r/m16 by 2, CL times
C1 /4 <i>ib</i>	SAL r/m16,imm8	Multiply r/m16 by 2, imm8 times
D1 /4	SAL <i>r/m32</i> ,1	Multiply r/m32 by 2, once
D3 /4	SAL <i>r/m32</i> ,CL	Multiply r/m32 by 2, CL times
C1 /4 <i>ib</i>	SAL r/m32,imm8	Multiply r/m32 by 2, imm8 times
D0 /7	SAR <i>r/m8</i> ,1	Signed divide* r/m8 by 2, once
D2 /7	SAR r/m8,CL	Signed divide* r/m8 by 2, CL times
C0 /7 ib	SAR r/m8,imm8	Signed divide* r/m8 by 2, imm8 times
D1 /7	SAR <i>r/m16</i> ,1	Signed divide* r/m16 by 2, once
D3 /7	SAR r/m16,CL	Signed divide* r/m16 by 2, CL times
C1 /7 ib	SAR r/m16,imm8	Signed divide* r/m16 by 2, imm8 times
D1 /7	SAR <i>r/m32</i> ,1	Signed divide* r/m32 by 2, once
D3 /7	SAR <i>r/m32</i> ,CL	Signed divide* r/m32 by 2, CL times
C1 /7 ib	SAR r/m32,imm8	Signed divide* r/m32 by 2, imm8 times
D0 /4	SHL <i>r/m8</i> ,1	Multiply r/m8 by 2, once
D2 /4	SHL r/m8,CL	Multiply r/m8 by 2, CL times
C0 /4 <i>ib</i>	SHL r/m8,imm8	Multiply r/m8 by 2, imm8 times
D1 /4	SHL <i>r/m16</i> ,1	Multiply r/m16 by 2, once
D3 /4	SHL <i>r/m16</i> ,CL	Multiply r/m16 by 2, CL times
C1 /4 <i>ib</i>	SHL r/m16,imm8	Multiply r/m16 by 2, imm8 times
D1 /4	SHL <i>r/m32</i> ,1	Multiply r/m32 by 2, once
D3 /4	SHL <i>r/m32</i> ,CL	Multiply r/m32 by 2, CL times
C1 /4 <i>ib</i>	SHL r/m32,imm8	Multiply r/m32 by 2, imm8 times
D0 /5	SHR <i>r/m8</i> ,1	Unsigned divide r/m8 by 2, once
D2 /5	SHR r/m8,CL	Unsigned divide r/m8 by 2, CL times
C0 /5 ib	SHR r/m8,imm8	Unsigned divide r/m8 by 2, imm8 times
D1 /5	SHR <i>r/m16</i> ,1	Unsigned divide r/m16 by 2, once
D3 /5	SHR r/m16,CL	Unsigned divide r/m16 by 2, CL times
C1 /5 <i>ib</i>	SHR r/m16,imm8	Unsigned divide r/m16 by 2, imm8 times
D1 /5	SHR <i>r/m</i> 32,1	Unsigned divide r/m32 by 2, once
D3 /5	SHR <i>r/m</i> 32,CL	Unsigned divide r/m32 by 2, CL times
C1 /5 <i>ib</i>	SHR r/m32,imm8	Unsigned divide <i>r/m32</i> by 2, <i>imm8</i> times

NOTE:

* Not the same form of division as IDIV; rounding is toward negative infinity.

SAL/SAR/SHL/SHR—Shift (Continued)

Description

Shifts the bits in the first operand (destination operand) to the left or right by the number of bits specified in the second operand (count operand). Bits shifted beyond the destination operand boundary are first shifted into the CF flag, then discarded. At the end of the shift operation, the CF flag contains the last bit shifted out of the destination operand.

The destination operand can be a register or a memory location. The count operand can be an immediate value or register CL. The count is masked to 5 bits, which limits the count range to 0 to 31. A special opcode encoding is provided for a count of 1.

The shift arithmetic left (SAL) and shift logical left (SHL) instructions perform the same operation; they shift the bits in the destination operand to the left (toward more significant bit locations). For each shift count, the most significant bit of the destination operand is shifted into the CF flag, and the least significant bit is cleared (see Figure 7-7 in the *IA-32 Intel Architecture Software Developer's Manual, Volume 1*).

The shift arithmetic right (SAR) and shift logical right (SHR) instructions shift the bits of the destination operand to the right (toward less significant bit locations). For each shift count, the least significant bit of the destination operand is shifted into the CF flag, and the most significant bit is either set or cleared depending on the instruction type. The SHR instruction clears the most significant bit (see Figure 7-8 in the *IA-32 Intel Architecture Software Developer's Manual, Volume 1*); the SAR instruction sets or clears the most significant bit to correspond to the sign (most significant bit) of the original value in the destination operand. In effect, the SAR instruction fills the empty bit position's shifted value with the sign of the unshifted value (see Figure 7-9 in the *IA-32 Intel Architecture Software Developer's Manual, Volume 1*).

The SAR and SHR instructions can be used to perform signed or unsigned division, respectively, of the destination operand by powers of 2. For example, using the SAR instruction to shift a signed integer 1 bit to the right divides the value by 2.

Using the SAR instruction to perform a division operation does not produce the same result as the IDIV instruction. The quotient from the IDIV instruction is rounded toward zero, whereas the "quotient" of the SAR instruction is rounded toward negative infinity. This difference is apparent only for negative numbers. For example, when the IDIV instruction is used to divide -9 by 4, the result is -2 with a remainder of -1. If the SAR instruction is used to shift -9 right by two bits, the result is -3 and the "remainder" is +3; however, the SAR instruction stores only the most significant bit of the remainder (in the CF flag).

The OF flag is affected only on 1-bit shifts. For left shifts, the OF flag is cleared to 0 if the mostsignificant bit of the result is the same as the CF flag (that is, the top two bits of the original operand were the same); otherwise, it is set to 1. For the SAR instruction, the OF flag is cleared for all 1-bit shifts. For the SHR instruction, the OF flag is set to the most-significant bit of the original operand.

INSTRUCTION SET REFERENCE

SAL/SAR/SHL/SHR—Shift (Continued)

IA-32 Architecture Compatibility

The 8086 does not mask the shift count. However, all other IA-32 processors (starting with the Intel 286 processor) do mask the shift count to 5 bits, resulting in a maximum count of 31. This masking is done in all operating modes (including the virtual-8086 mode) to reduce the maximum execution time of the instructions.

Operation

```
tempCOUNT ← (COUNT AND 1FH);
tempDEST \leftarrow DEST;
WHILE (tempCOUNT \neq 0)
DO
   IF instruction is SAL or SHL
       THEN
           CF \leftarrow MSB(DEST);
       ELSE (* instruction is SAR or SHR *)
           CF \leftarrow LSB(DEST);
   FI:
   IF instruction is SAL or SHL
       THEN
           DEST \leftarrow DEST * 2;
       ELSE
           IF instruction is SAR
               THEN
                   ELSE (* instruction is SHR *)
                   DEST ← DEST / 2 ; (* Unsigned divide *);
           FI;
   FI;
   tempCOUNT \leftarrow tempCOUNT – 1;
OD;
(* Determine overflow for the various instructions *)
IF COUNT ← 1
   THEN
       IF instruction is SAL or SHL
           THEN
               OF ← MSB(DEST) XOR CF;
           ELSE
               IF instruction is SAR
                   THEN
                       OF ← 0;
                   ELSE (* instruction is SHR *)
                       OF \leftarrow MSB(tempDEST);
               FI;
       FI;
```

INSTRUCTION SET REFERENCE

SAL/SAR/SHL/SHR—Shift (Continued)

```
ELSE IF COUNT ← 0
THEN
All flags remain unchanged;
ELSE (* COUNT neither 1 or 0 *)
OF ← undefined;
FI;
FI;
```

Flags Affected

The CF flag contains the value of the last bit shifted out of the destination operand; it is undefined for SHL and SHR instructions where the count is greater than or equal to the size (in bits) of the destination operand. The OF flag is affected only for 1-bit shifts (see "Description" above); otherwise, it is undefined. The SF, ZF, and PF flags are set according to the result. If the count is 0, the flags are not affected. For a non-zero count, the AF flag is undefined.

Protected Mode Exceptions

#GP(0)	If the destination is located in a nonwritable segment.
	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
	If the DS, ES, FS, or GS register contains a null segment selector.
#SS(0)	If a memory operand effective address is outside the SS segment limit.
#PF(fault-code)	If a page fault occurs.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Real-Address Mode Exceptions

Virtual-8086 Mo	ode Exceptions
#SS	If a memory operand effective address is outside the SS segment limit.
#GP	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.

#GP(0)If a memory operand effective address is outside the CS, DS, ES, FS, or
GS segment limit.#SS(0)If a memory operand effective address is outside the SS segment limit.#PF(fault-code)If a page fault occurs.#AC(0)If alignment checking is enabled and an unaligned memory reference is
made.



After 1-bit SHL/SAL Instruction

After 10-bit SHL/SAL Instruction

0 < 0010001000100010001111000000000 < 0

Figure 7-7. SHL/SAL Instruction Operation



Figure 7-8. SHR Instruction Operation



Figure 7-9. SAR Instruction Operation

RCL/RCR/ROL/ROR--Rotate

Opcode	Instruction	Description
D0 /2	RCL <i>r/m8</i> , 1	Rotate 9 bits (CF, r/m8) left once
D2 /2	RCL <i>r/m8</i> , CL	Rotate 9 bits (CF, r/m8) left CL times
C0 /2 <i>ib</i>	RCL r/m8, imm8	Rotate 9 bits (CF, r/m8) left imm8 times
D1 /2	RCL <i>r/m16</i> , 1	Rotate 17 bits (CF, r/m16) left once
D3 /2	RCL r/m16, CL	Rotate 17 bits (CF, r/m16) left CL times
C1 /2 <i>ib</i>	RCL r/m16, imm8	Rotate 17 bits (CF, r/m16) left imm8 times
D1 /2	RCL <i>r/m</i> 32, 1	Rotate 33 bits (CF, r/m32) left once
D3 /2	RCL r/m32, CL	Rotate 33 bits (CF, r/m32) left CL times
C1 /2 <i>ib</i>	RCL r/m32,i mm8	Rotate 33 bits (CF, r/m32) left imm8 times
D0 /3	RCR <i>r/m8</i> , 1	Rotate 9 bits (CF, r/m8) right once
D2 /3	RCR <i>r/m8</i> , CL	Rotate 9 bits (CF, r/m8) right CL times
C0 /3 <i>ib</i>	RCR r/m8, imm8	Rotate 9 bits (CF, r/m8) right imm8 times
D1 /3	RCR <i>r/m16</i> , 1	Rotate 17 bits (CF, r/m16) right once
D3 /3	RCR <i>r/m16</i> , CL	Rotate 17 bits (CF, r/m16) right CL times
C1 /3 <i>ib</i>	RCR r/m16, imm8	Rotate 17 bits (CF, r/m16) right imm8 times
D1 /3	RCR <i>r/m32</i> , 1	Rotate 33 bits (CF, r/m32) right once
D3 /3	RCR <i>r/m32</i> , CL	Rotate 33 bits (CF, r/m32) right CL times
C1 /3 <i>ib</i>	RCR r/m32, imm8	Rotate 33 bits (CF, r/m32) right imm8 times
D0 /0	ROL <i>r/m8</i> , 1	Rotate 8 bits r/m8 left once
D2 /0	ROL <i>r/m8</i> , CL	Rotate 8 bits r/m8 left CL times
C0 /0 <i>ib</i>	ROL <i>r/m8, imm8</i>	Rotate 8 bits r/m8 left imm8 times
D1 /0	ROL <i>r/m16</i> , 1	Rotate 16 bits r/m16 left once
D3 /0	ROL <i>r/m16</i> , CL	Rotate 16 bits r/m16 left CL times
C1 /0 <i>ib</i>	ROL r/m16, imm8	Rotate 16 bits r/m16 left imm8 times
D1 /0	ROL <i>r/m32</i> , 1	Rotate 32 bits r/m32 left once
D3 /0	ROL <i>r/m32</i> , CL	Rotate 32 bits r/m32 left CL times
C1 /0 <i>ib</i>	ROL r/m32, imm8	Rotate 32 bits r/m32 left imm8 times
D0 /1	ROR <i>r/m8</i> , 1	Rotate 8 bits r/m8 right once
D2 /1	ROR <i>r/m8</i> , CL	Rotate 8 bits r/m8 right CL times
C0 /1 <i>ib</i>	ROR r/m8, imm8	Rotate 8 bits r/m16 right imm8 times
D1 /1	ROR <i>r/m16</i> , 1	Rotate 16 bits r/m16 right once
D3 /1	ROR <i>r/m16</i> , CL	Rotate 16 bits r/m16 right CL times
C1 /1 <i>ib</i>	ROR <i>r/m16, imm8</i>	Rotate 16 bits r/m16 right imm8 times
D1 /1	ROR <i>r/m32</i> , 1	Rotate 32 bits r/m32 right once
D3 /1	ROR <i>r/m32</i> , CL	Rotate 32 bits r/m32 right CL times
C1 /1 <i>ib</i>	ROR <i>r/m32, imm8</i>	Rotate 32 bits r/m32 right imm8 times

RCL/RCR/ROL/ROR--Rotate (Continued)

Description

Shifts (rotates) the bits of the first operand (destination operand) the number of bit positions specified in the second operand (count operand) and stores the result in the destination operand. The destination operand can be a register or a memory location; the count operand is an unsigned integer that can be an immediate or a value in the CL register. The processor restricts the count to a number between 0 and 31 by masking all the bits in the count operand except the 5 least-significant bits.

The rotate left (ROL) and rotate through carry left (RCL) instructions shift all the bits toward more-significant bit positions, except for the most-significant bit, which is rotated to the least-significant bit location (see Figure 7-11 in the *IA-32 Intel Architecture Software Developer's Manual, Volume 1*). The rotate right (ROR) and rotate through carry right (RCR) instructions shift all the bits toward less significant bit positions, except for the least-significant bit, which is rotated to the most-significant bit location (see Figure 7-11 in the *IA-32 Intel Architecture Software Developer's Manual, Volume 1*).

The RCL and RCR instructions include the CF flag in the rotation. The RCL instruction shifts the CF flag into the least-significant bit and shifts the most-significant bit into the CF flag (see Figure 7-11 in the *IA-32 Intel Architecture Software Developer's Manual, Volume 1*). The RCR instruction shifts the CF flag into the most-significant bit and shifts the least-significant bit into the CF flag (see Figure 7-11 in the *IA-32 Intel Architecture Software Developer's Manual, Volume 1*). For the ROL and ROR instructions, the original value of the CF flag is not a part of the result, but the CF flag receives a copy of the bit that was shifted from one end to the other.

The OF flag is defined only for the 1-bit rotates; it is undefined in all other cases (except that a zero-bit rotate does nothing, that is affects no flags). For left rotates, the OF flag is set to the exclusive OR of the CF bit (after the rotate) and the most-significant bit of the result. For right rotates, the OF flag is set to the exclusive OR of the two most-significant bits of the result.

IA-32 Architecture Compatibility

The 8086 does not mask the rotation count. However, all other IA-32 processors (starting with the Intel 286 processor) do mask the rotation count to 5 bits, resulting in a maximum count of 31. This masking is done in all operating modes (including the virtual-8086 mode) to reduce the maximum execution time of the instructions.

Operation

```
(* RCL and RCR instructions *)

SIZE ← OperandSize

CASE (determine count) OF

SIZE ← 8: tempCOUNT ← (COUNT AND 1FH) MOD 9;

SIZE ← 16: tempCOUNT ← (COUNT AND 1FH) MOD 17;

SIZE ← 32: tempCOUNT ← COUNT AND 1FH;

ESAC;
```

RCL/RCR/ROL/ROR--Rotate (Continued)

```
(* RCL instruction operation *)
WHILE (tempCOUNT \neq 0)
   DO
       tempCF \leftarrow MSB(DEST);
       DEST \leftarrow (DEST * 2) + CF;
       CF \leftarrow tempCF;
       tempCOUNT \leftarrow tempCOUNT – 1;
   OD;
ELIHW;
IF COUNT ← 1
   THEN OF ← MSB(DEST) XOR CF;
   ELSE OF is undefined;
FI;
(* RCR instruction operation *)
IF COUNT ← 1
   THEN OF \leftarrow MSB(DEST) XOR CF;
   ELSE OF is undefined;
FI;
WHILE (tempCOUNT \neq 0)
   DO
        tempCF \leftarrow LSB(SRC);
       DEST ← (DEST / 2) + (CF * 2<sup>SIZE</sup>);
       CF \leftarrow tempCF;
       tempCOUNT \leftarrow tempCOUNT - 1;
   OD:
(* ROL and ROR instructions *)
SIZE ← OperandSize
CASE (determine count) OF
   SIZE \leftarrow 8: tempCOUNT \leftarrow COUNT MOD 8;
   SIZE ← 16: tempCOUNT ← COUNT MOD 16;
   SIZE \leftarrow 32: tempCOUNT \leftarrow COUNT MOD 32;
ESAC;
(* ROL instruction operation *)
WHILE (tempCOUNT \neq 0)
   DO
       tempCF ← MSB(DEST);
       DEST \leftarrow (DEST * 2) + tempCF;
       tempCOUNT \leftarrow tempCOUNT – 1;
   OD;
ELIHW;
CF \leftarrow LSB(DEST);
IF COUNT ← 1
   THEN OF ← MSB(DEST) XOR CF;
   ELSE OF is undefined;
FI;
```

• •,

INSTRUCTION SET REFERENCE

RCL/RCR/ROL/ROR--Rotate (Continued)

```
(* ROR instruction operation *)

WHILE (tempCOUNT \neq 0)

DO

tempCF \leftarrow LSB(SRC);

DEST \leftarrow (DEST / 2) + (tempCF * 2<sup>SIZE</sup>);

tempCOUNT \leftarrow tempCOUNT – 1;

OD;

ELIHW;

CF \leftarrow MSB(DEST);

IF COUNT \leftarrow 1

THEN OF \leftarrow MSB(DEST) XOR MSB – 1(DEST);

ELSE OF is undefined;

FI;
```

Flags Affected

The CF flag contains the value of the bit shifted into it. The OF flag is affected only for singlebit rotates (see "Description" above); it is undefined for multi-bit rotates. The SF, ZF, AF, and PF flags are not affected.

Protected Mode Exceptions

#GP(0)	If the source operand is located in a nonwritable segment.
	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
	If the DS, ES, FS, or GS register contains a null segment selector.
#SS(0)	If a memory operand effective address is outside the SS segment limit.
#PF(fault-code)	If a page fault occurs.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Real-Address Mode Exceptions

#GP	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS	If a memory operand effective address is outside the SS segment limit.

Virtual-8086 Mode Exceptions

#GP(0)	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS(0)	If a memory operand effective address is outside the SS segment limit.



Figure 7-11. ROL, ROR, RCL, and RCR Instruction Operations

Example using AND, OR & SHL

• Copy bits 4-7 of BX to bits 8-11 of AX

AX = 0110 1011 1001 0110 BX = 1101 0011 1100 0001

1. Clear bits 8-11 of AX & all but bits 4-7 of BX using AND instructions

AX	=	0110	0000	1001	0110	AND	AX,	FOFFh
BX	=	0000	0000	1100	0000	AND	BX,	00F0h

2. Shift bits 4-7 of BX to the desired position using a SHL instruction

AX	=	0110	0000	1001	0110			
BX	=	0000	1100	0000	0000	SHL	BX,	4

3. "Copy" bits of 4-7 of BX to AX using an OR instruction

AX = 0110 1100 1001 0110 OR AX, BX BX = 0000 1100 0000 0000

More Arithmetic Instructions

• NEG: two's complement negation of operand

• MUL: unsigned multiplication

- Multiply AL with r/m8 and store product in AX
- Multiply AX with r/m16 and store product in DX:AX
- Multiply EAX with r/m32 and store product in EDX:EAX
- Immediate operands are not supported.
- \diamond CF and OF cleared if upper half of product is zero.

• IMUL: signed multiplication

- O Use with signed operands
- O More addressing modes supported

• DIV: unsigned division

INSTRUCTION SET REFERENCE

NEG—Two's Complement Negation

Opcode	Instruction	Description
F6 /3	NEG <i>r/m8</i>	Two's complement negate r/m8
F7 /3	NEG <i>r/m16</i>	Two's complement negate r/m16
F7 /3	NEG r/m32	Two's complement negate r/m32

Description

Replaces the value of operand (the destination operand) with its two's complement. (This operation is equivalent to subtracting the operand from 0.) The destination operand is located in a general-purpose register or a memory location.

This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.

Operation

```
 \begin{array}{l} \text{IF DEST} \leftarrow 0 \\ \text{THEN CF} \leftarrow 0 \\ \text{ELSE CF} \leftarrow 1; \\ \text{FI}; \\ \text{DEST} \leftarrow -(\text{DEST}) \end{array}
```

Flags Affected

The CF flag(cleared to 0 if the source operand) is 0; (otherwise it) is set to 1.) The OF, SF, ZF, AF, and PF flags are set according to the result.

Protected Mode Exceptions

#GP(0)	If the destination is located in a nonwritable segment.			
	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.			
	If the DS, ES, FS, or GS register contains a null segment selector.			
#SS(0)	If a memory operand effective address is outside the SS segment limit.			
#PF(fault-code)	If a page fault occurs.			
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.			

Opcode	Instruction	Description
F6 /4	MUL <i>r/m8</i>	Unsigned multiply (AX ← AL * r/m8)
F7 /4	MUL <i>r/m16</i>	Unsigned multiply (DX:AX ← AX ∗ r/m16)
F7 /4	MUL r/m32	Unsigned multiply (EDX:EAX ← EAX ∗ r/m32)

MUL—Unsigned Multiply

Description

Performs an unsigned multiplication of the first operand (destination operand) and the second operand (source operand) and stores the result in the destination operand. The destination operand is an implied operand located in register AL, AX or EAX (depending on the size of the operand); the source operand is located in a general-purpose register or a memory location. The action of this instruction and the location of the result depends on the opcode and the operand size as shown in the following table.

Operand Size	Source 1	Source 2	Destination
Byte	AL	r/m8	AX
Word	AX	r/m16	DX:AX
Doubleword	EAX	r/m32	EDX:EAX

The result is stored in register AX, register pair DX:AX, or register pair EDX:EAX (depending on the operand size), with the high-order bits of the product contained in register AH, DX, or EDX, respectively. If the high-order bits of the product are 0, the CF and OF flags are cleared; otherwise, the flags are set.

Operation

```
IF byte operation

THEN

AX \leftarrow AL * SRC

ELSE (* word or doubleword operation *)

IF OperandSize \leftarrow 16

THEN

DX:AX \leftarrow AX * SRC

ELSE (* OperandSize \leftarrow 32 *)

EDX:EAX \leftarrow EAX * SRC

FI;

FI;
```

Flags Affected

The OF and CF (flags are)cleared to 0 if the upper half of the result is 0; (otherwise, they are set) to 1. The SF, ZF, AF, and PF flags are undefined.)

INSTRUCTION SET REFERENCE

IMUL—Signed Multiply

Opcode	Instruction	Description
F6 /5	IMUL r/m8	AX← AL ∗ <i>r/m</i> byte
F7 /5	IMUL r/m16	DX:AX ← AX ∗ <i>r/m</i> word
F7 /5	IMUL r/m32	EDX:EAX ← EAX ∗ <i>r/m</i> doubleword
0F AF /r	IMUL r16,r/m16	word register ← word register * <i>r/m</i> word
0F AF /r	IMUL <i>r32,r/m32</i>	doubleword register ← doubleword register * r/m doubleword
6B / <i>r ib</i>	IMUL r16,r/m16,imm8	word register
6B /r ib	IMUL r32,r/m32,imm8	doubleword register $\leftarrow r/m32 * sign-extended immediate byte$
6B /r ib	IMUL r16,imm8	word register ← word register ∗ sign-extended immediate byte
6B /r ib	IMUL r32,imm8	doubleword register ← doubleword register ∗ sign- extended immediate byte
69 /r iw	IMUL r16,r/ m16,imm16	word register ← <i>r/m16</i> ∗ immediate word
69 /r id	IMUL r32,r/ m32,imm32	doubleword register $\leftarrow r/m32 *$ immediate doubleword
69 /r iw	IMUL r16,imm16	word register ← r/m16 ∗ immediate word
69 /r id	IMUL r32,imm32	doubleword register ← r/m32 ∗ immediate doubleword

Description

Performs a signed multiplication of two operands. This instruction has three forms, depending on the number of operands.

- **One-operand form.** This form is identical to that used by the MUL instruction. Here, the source operand (in a general-purpose register or memory location) is multiplied by the value in the AL, AX, or EAX register (depending on the operand size) and the product is stored in the AX, DX:AX, or EDX:EAX registers, respectively.
- **Two-operand form.** With this form the destination operand (the first operand) is multiplied by the source operand (second operand). The destination operand is a general-purpose register and the source operand is an immediate value, a general-purpose register, or a memory location. The product is then stored in the destination operand location.
- **Three-operand form.** This form requires a destination operand (the first operand) and two source operands (the second and the third operands). Here, the first source operand (which can be a general-purpose register or a memory location) is multiplied by the second source operand (an immediate value). The product is then stored in the destination operand (a general-purpose register).

When an immediate value is used as an operand, it is sign-extended to the length of the destination operand format.

INSTRUCTION SET REFERENCE

IMUL—Signed Multiply (Continued)

The CF and OF flags are set when significant bits are carried into the upper half of the result. The CF and OF flags are cleared when the result fits exactly in the lower half of the result.

The three forms of the IMUL instruction are similar in that the length of the product is calculated to twice the length of the operands. With the one-operand form, the product is stored exactly in the destination. With the two- and three- operand forms, however, result is truncated to the length of the destination before it is stored in the destination register. Because of this truncation, the CF or OF flag should be tested to ensure that no significant bits are lost.

The two- and three-operand forms may also be used with unsigned operands because the lower half of the product is the same regardless if the operands are signed or unsigned. The CF and OF flags, however, cannot be used to determine if the upper half of the result is non-zero.

Operation

```
IF (NumberOfOperands ← 1)
   THEN IF (OperandSize ← 8)
        THEN
             AX ← AL * SRC (* signed multiplication *)
             IF ((AH ← 00H) OR (AH ← FFH))
                  THEN CF \leftarrow 0; OF \leftarrow 0;
                  ELSE CF \leftarrow 1; OF \leftarrow 1;
             FI:
        ELSE IF OperandSize ← 16
             THEN
                  DX:AX ← AX * SRC (* signed multiplication *)
                  IF ((DX ← 0000H) OR (DX ← FFFFH))
                      THEN CF \leftarrow 0; OF \leftarrow 0;
                      ELSE CF \leftarrow 1; OF \leftarrow 1;
                  FI;
             ELSE (* OperandSize ← 32 *)
                  EDX:EAX ← EAX * SRC (* signed multiplication *)
                  IF ((EDX ← 0000000H) OR (EDX ← FFFFFFFH))
                      THEN CF \leftarrow 0; OF \leftarrow 0;
                      ELSE CF \leftarrow 1; OF \leftarrow 1;
                  FI;
        FI;
   ELSE IF (NumberOfOperands ← 2)
        THEN
             temp ← DEST * SRC (* signed multiplication; temp is double DEST size*)
             DEST ← DEST * SRC (* signed multiplication *)
             IF temp ≠ DEST
                  THEN CF \leftarrow 1; OF \leftarrow 1;
                  ELSE CF \leftarrow 0; OF \leftarrow 0;
             FI;
        ELSE (* NumberOfOperands ← 3 *)
```

INSTRUCTION SET REFERENCE

IMUL—Signed Multiply (Continued)

```
\begin{array}{l} \mathsf{DEST} \leftarrow \mathsf{SRC1} * \mathsf{SRC2} \quad (* \text{ signed multiplication }*) \\ \mathsf{temp} \leftarrow \mathsf{SRC1} * \mathsf{SRC2} \quad (* \text{ signed multiplication; temp is double SRC1 size }*) \\ \mathsf{IF} \mathsf{temp} \neq \mathsf{DEST} \\ & \mathsf{THEN} \; \mathsf{CF} \leftarrow \mathsf{1}; \; \mathsf{OF} \leftarrow \mathsf{1}; \\ & \mathsf{ELSE} \; \mathsf{CF} \leftarrow \mathsf{0}; \; \mathsf{OF} \leftarrow \mathsf{0}; \\ & \mathsf{FI}; \\ \end{array}
```

Flags Affected

FI;

For the one operand form of the instruction, the CF and OF flags are set when significant bits are carried into the upper half of the result and cleared when the result fits exactly in the lower half of the result. For the two- and three-operand forms of the instruction, the CF and OF flags are set when the result must be truncated to fit in the destination operand size and cleared when the result fits exactly in the destination operand size. The SF, ZF, AF, and PF flags are undefined.

Protected Mode Exceptions

#GP(0)	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
	If the DS, ES, FS, or GS register is used to access memory and it contains a null segment selector.
#SS(0)	If a memory operand effective address is outside the SS segment limit.
#PF(fault-code)	If a page fault occurs.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Real-Address Mode Exceptions

#GP	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS	If a memory operand effective address is outside the SS segment limit.

Virtual-8086 Mode Exceptions

If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
If a memory operand effective address is outside the SS segment limit.
If a page fault occurs.
If alignment checking is enabled and an unaligned memory reference is made.

INSTRUCTION SET REFERENCE

IMUL—Signed Multiply

Opcode	Instruction	Description
F6 /5	IMUL r/m8	AX← AL ∗ <i>r/m</i> byte
F7 /5	IMUL r/m16	DX:AX ← AX ∗ <i>r/m</i> word
F7 /5	IMUL r/m32	EDX:EAX ← EAX ∗ <i>r/m</i> doubleword
0F AF /r	IMUL r16,r/m16	word register ← word register * <i>r/m</i> word
0F AF /r	IMUL <i>r32,r/m32</i>	doubleword register ← doubleword register * r/m doubleword
6B / <i>r ib</i>	IMUL r16,r/m16,imm8	word register
6B /r ib	IMUL r32,r/m32,imm8	doubleword register $\leftarrow r/m32 * sign-extended immediate byte$
6B /r ib	IMUL r16,imm8	word register ← word register ∗ sign-extended immediate byte
6B /r ib	IMUL r32,imm8	doubleword register ← doubleword register ∗ sign- extended immediate byte
69 /r iw	IMUL r16,r/ m16,imm16	word register ← <i>r/m16</i> ∗ immediate word
69 /r id	IMUL r32,r/ m32,imm32	doubleword register $\leftarrow r/m32 *$ immediate doubleword
69 /r iw	IMUL r16,imm16	word register ← r/m16 ∗ immediate word
69 /r id	IMUL r32,imm32	doubleword register ← r/m32 ∗ immediate doubleword

Description

Performs a signed multiplication of two operands. This instruction has three forms, depending on the number of operands.

- **One-operand form.** This form is identical to that used by the MUL instruction. Here, the source operand (in a general-purpose register or memory location) is multiplied by the value in the AL, AX, or EAX register (depending on the operand size) and the product is stored in the AX, DX:AX, or EDX:EAX registers, respectively.
- **Two-operand form.** With this form the destination operand (the first operand) is multiplied by the source operand (second operand). The destination operand is a general-purpose register and the source operand is an immediate value, a general-purpose register, or a memory location. The product is then stored in the destination operand location.
- **Three-operand form.** This form requires a destination operand (the first operand) and two source operands (the second and the third operands). Here, the first source operand (which can be a general-purpose register or a memory location) is multiplied by the second source operand (an immediate value). The product is then stored in the destination operand (a general-purpose register).

When an immediate value is used as an operand, it is sign-extended to the length of the destination operand format.

INSTRUCTION SET REFERENCE

IMUL—Signed Multiply (Continued)

The CF and OF flags are set when significant bits are carried into the upper half of the result. The CF and OF flags are cleared when the result fits exactly in the lower half of the result.

The three forms of the IMUL instruction are similar in that the length of the product is calculated to twice the length of the operands. With the one-operand form, the product is stored exactly in the destination. With the two- and three- operand forms, however, result is truncated to the length of the destination before it is stored in the destination register. Because of this truncation, the CF or OF flag should be tested to ensure that no significant bits are lost.

The two- and three-operand forms may also be used with unsigned operands because the lower half of the product is the same regardless if the operands are signed or unsigned. The CF and OF flags, however, cannot be used to determine if the upper half of the result is non-zero.

Operation

```
IF (NumberOfOperands ← 1)
   THEN IF (OperandSize ← 8)
        THEN
             AX ← AL * SRC (* signed multiplication *)
             IF ((AH ← 00H) OR (AH ← FFH))
                  THEN CF \leftarrow 0; OF \leftarrow 0;
                  ELSE CF \leftarrow 1; OF \leftarrow 1;
             FI:
        ELSE IF OperandSize ← 16
             THEN
                  DX:AX ← AX * SRC (* signed multiplication *)
                  IF ((DX ← 0000H) OR (DX ← FFFFH))
                      THEN CF \leftarrow 0; OF \leftarrow 0;
                      ELSE CF \leftarrow 1; OF \leftarrow 1;
                  FI;
             ELSE (* OperandSize ← 32 *)
                  EDX:EAX ← EAX * SRC (* signed multiplication *)
                  IF ((EDX ← 0000000H) OR (EDX ← FFFFFFFH))
                      THEN CF \leftarrow 0; OF \leftarrow 0;
                      ELSE CF \leftarrow 1; OF \leftarrow 1;
                  FI;
        FI;
   ELSE IF (NumberOfOperands ← 2)
        THEN
             temp ← DEST * SRC (* signed multiplication; temp is double DEST size*)
             DEST ← DEST * SRC (* signed multiplication *)
             IF temp ≠ DEST
                  THEN CF \leftarrow 1; OF \leftarrow 1;
                  ELSE CF \leftarrow 0; OF \leftarrow 0;
             FI;
        ELSE (* NumberOfOperands ← 3 *)
```

INSTRUCTION SET REFERENCE

IMUL—Signed Multiply (Continued)

```
\begin{array}{l} \mathsf{DEST} \leftarrow \mathsf{SRC1} * \mathsf{SRC2} \quad (\texttt{* signed multiplication} \texttt{*}) \\ \mathsf{temp} \leftarrow \mathsf{SRC1} * \mathsf{SRC2} \quad (\texttt{* signed multiplication}; \mathsf{temp} \mathsf{ is double SRC1 size} \texttt{*}) \\ \mathsf{IF temp} \neq \mathsf{DEST} \\ \quad \mathsf{THEN } \mathsf{CF} \leftarrow \mathsf{1}; \mathsf{OF} \leftarrow \mathsf{1}; \\ \mathsf{ELSE } \mathsf{CF} \leftarrow \mathsf{0}; \mathsf{OF} \leftarrow \mathsf{0}; \\ \mathsf{FI}; \\ \mathsf{FI}; \\ \mathsf{FI}; \\ \mathsf{FI}; \end{array}
```

Flags Affected

For the one operand form of the instruction, the CF and OF flags are set when significant bits are carried into the upper half of the result and cleared when the result fits exactly in the lower half of the result. For the two- and three-operand forms of the instruction, the CF and OF flags are set when the result must be truncated to fit in the destination operand size and cleared when the result fits exactly in the destination operand size. The SF, ZF, AF, and PF flags are undefined.

Protected Mode Exceptions

#GP(0)	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
	If the DS, ES, FS, or GS register is used to access memory and it contains a null segment selector.
#SS(0)	If a memory operand effective address is outside the SS segment limit.
#PF(fault-code)	If a page fault occurs.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Real-Address Mode Exceptions

#GP	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS	If a memory operand effective address is outside the SS segment limit.

Virtual-8086 Mode Exceptions

If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
If a memory operand effective address is outside the SS segment limit.
If a page fault occurs.
If alignment checking is enabled and an unaligned memory reference is made.

Project 2: Hamming Distance

Due: Tue 09/23/03, Section 0101 (Chang) & Section 0301 (Macneil) Wed 09/24/03, Section 0201 (Patel & Bourner)

Objective

The objective of this programming project is to practice designing your own loops and branching code in assembly language and to gain greater familiarity with the i386 instructions set.

Assignment

Write an assembly language program that prompts the user for two input strings and computes the Hamming distance between the two strings. The Hamming distance is the number of bit positions where the two strings differ. For example, the ASCII representations of the strings "foo" and "bar" in binary are:

"foo" = 0110 0110 0110 1111 0110 1111 "bar" = 0110 0010 0110 0001 0111 0010

So, the Hamming distance between "foo" and "bar" is 8.

Some details:

- Your program must return the Hamming distance of the two strings as the exit status of the program. This is the value stored in the EBX register just before the system call to exit the program.
- To see the exit status of your program, execute the program using the Unix command:

a.out ; echo \$?

- Since the exit status is a value between 0 and 255, you should restrict the user input to 31 characters.
- If the user enters two strings with different lengths, your program should return the Hamming distance up to the length of the shorter string.
- Look up the i386 instructions ADC and XOR and determine how these instructions are relevant to this programming project.
- Record some sample runs of your program using the Unix script command.

Implementation Notes

- The easiest way to examine the contents of a register bit-by-bit is to use successive SHR instruction to shift the least significant bit into the carry flag.
- When you use the gdb debugger to run your program, note that gdb reports the exit status as an octal (base 8) value. The Unix shell reports the exit status in decimal.
- The Hamming distance between the following two strings is 38:

```
this is a test of the emergency broadcast
```

You must also make your own test cases.

• Part of this project is for you to decide which registers should hold which values and whether to use 8-bit, 16-bit or 32-bit registers. A logical plan for the use of registers will make your program easier to code and easier to debug — i.e., think about this *before* you start coding.

Turning in your program

Use the UNIX submit command on the GL system to turn in your project. You should submit two files: 1) the modified assembly language program and 2) the typescript file of sample runs of your program. The class name for submit is cs313_0101, cs313_0201 or cs313_0301 depending on which section you attend. The name of the assignment name is proj2. The UNIX command to do this should look something like:

```
submit cs313 0101 proj2 hamming.asm typescript
```

Next Time

- Indexed addressing: [ESI + 4*ECX + 1024]
- Example: a complex i386 instruction
- More NASM assembler directives

References

• Some figures and diagrams from IA-32 Intel Architecture Software Developer's Manual, Vols 1-3

<http://developer.intel.com/design/Pentium4/manuals/>