## CMPE 418: VLSI Design Verification and Testing

#### **Course:**

CMPE 418: VLSI Design Verification and Testing, Fall 2004, 3 credits.

### **Course Instructor:**

Chintan Patel, Lecturer, Computer Science & Electrical Engineering

Office: ITE 322, Telephone: 410-455-3963

Email: cpatel2@cs.umbc.edu, Home Page: http://www.cs.umbc.edu/~cpatel2/

Office Hours: Mon. and Wed. 10:00 am - 11:30 am or by appointment. Teaching Assistant: Mohammed ElShoukry (check webpage for details)

#### Text:

Michael Bushnell and Vishwani Agrawal, "Essentials of Electronic Testing for Digital, Memory & Mixed-Signal VLSI Circuits", Kluwer Publishers (2000)

### **Supplementary text:**

Samiha Mourad and Yervant Zorian, "Principles of Testing Electronic Systems, Wiley (2000).

Miron Abramovici, Melvin Breuer and Arthur Friedman, "Digital Systems Testing and Testable Design", IEEE Press (1990).

### **Grading:**

The distribution of weights for the exams, homeworks and projects is as follows:

Exam 1	35%
Final	40%
Homeworks, Paper reviews, Other assignments	20%
Class Participation, In-class exercises, Attendance	5%

No incompletes will be given, except as required by university policy for truly exceptional circumstances.

The final exam is cumulative. However, material covered after the first exam will be emphasized.

Students are encouraged to participate in class.

NOTE: Cheating at any time in this course will cause you to fail the course.

Please refer to the guidelines on the next page.

For a complete description of academic dishonesty, refer to the UMBC Student Handbook.

### CMPE 418: VLSI Design Verification and Testing

The following is taken from the UMBC Student Handbook:

### DEFINITIONS OF ACADEMIC MISCONDUCT

Academic misconduct may include but is not limited to the following:

Cheating: knowingly using or attempting to use unauthorized material, information, or study aids in any academic exercise.

Fabrication: Intentional and unauthorized falsification or invention of any information or citation in an academic exercise.

Facilitating Academic Dishonesty: Intentionally or knowingly helping or attempting to help another commit an act of academic dishonesty.

Plagiarism: Knowingly representing the words or ideas of another as one's own in any academic exercise, including works of art and computer-generated information/images.

### POLICY FOR RESOLVING CASES OF ACADEMIC MISCONDUCT

Individual faculty members have the right and responsibility to deal directly with any cases of academic misconduct which arise in their courses. Instances of academic misconduct may be identified in one of two ways. If a faculty member believes a student has committed an act of academic misconduct--for example, by direct observation of student behavior, by comparing the contents of an assignment with that submitted by another student, or by reviewing notated sources or references--the faculty member, in consultation with the Chair of the Academic Conduct Committee, will assess the student's alleged misconduct and the faculty member's options. If a student believes that academic misconduct has occurred, the student will notify either the faculty member or the Chair of the Academic Conduct Committee.

It is particularly important that the Chair of the Academic Conduct Committee be consulted. The Chair can provide knowledge and insight for the faculty member. Communication of instances of academic misconduct also protects the integrity of the university by providing a means of recording infractions that may be repeated by a particular student, or which may prove endemic to a particular course or department. Consultation with the Chair of the Academic Conduct Committee provides a formal record of the infraction and resolution, protecting the student, professor, and university should any questions later arise.

The student will have the opportunity to respond to an accusation of academic misconduct.

# CMPE 418: VLSI Design Verification and Testing

### **Tentative Course Outline:**

Week #	Topic
1	Introduction
1	Testing Overview
2	VLSI Testing Process and Test Equipment
2	Test Economics
3	Defects
3	Fault Modeling
4	Fault Modeling
4	Design Representation
5	Design Representation
5	Design Representation
6	VLSI Design Flow
6	Test Flow, Simulation
7	Test Flow, Fault Simulation
7	Test Flow, Diagnosis
7	TBD(conference)
8	ATPG
8	ATPG
9	Exam 1
9	Exam Review / Current Testing
10	Current Testing
10	Scan-path techniques
11	Scan-path techniques
11	Advanced Topics
12	Advanced Topics
12	Advanced Topics
13	Advanced Topics
13	Advanced Topics
14	Advanced Topics
14	Final Review
Final week	Final Exam

(Note: Changes/Additions to this schedule will be posted on my web site http://www.cs.umbc.edu/~cpatel2/)