## Timing Library Format (TLF)

TLF is an ASCII representation of the timing and power parameters associated with any cell in a particular semiconductor technology

The timing and power parameters are obtained by simulating the cells under a variety of conditions and the data is represented in the TLF format

The TLF file contains timing models and data to calculate

- I/O delay paths
- Timing check values
- Interconnect delays

I/O path delays and timing check values are computed on a per-instance basis

Path delays in a circuit depend upon the electrical behavior of interconnects between cells This parasitic information can be based on the layout of the design, but must be estimated when no layout information is available

Also it is not possible to predict the process, voltage and temperature variations and derating factors can be included to compensate for these variations

# **Cell-Based Delay Calculation**

Cell-based delay calculation is modeled by characterizing *cell delay* and *output transition time (output slew)* as a function of *input transition time (input slew)* and the *capacitive load* on the output of the cell.

Timing checks are also functions of input slew and output capacitive load

Each cell has a specific number of input-to-output paths



Path delays can be described for each input signal transition that affects an output signal
The path delay can also depend on signals at other inputs (state dependencies)
In many sequential cells, the path delay from an input pin to an output pin can depend on the path delay from another output pin to this output pin

**Advanced VLSI Design** 

Timing Library Format (TLF)

**CMPE 414** 



MBC





### **Timing Library Format**

The TLF file is organized in two scopes:

Library Scope

Vendor and technology used

Global models for timing

Net resistance and capacitance (wireloads)

Cell Scope

Cell definitions

Default values can be redefined for the cell

Information about every path in the cell and pin information



#### **Timing Library Format**

What we will have and not have in our library?

## Library Scope

- O Header information
- ONo wireload models
  - Prior design data is required to accurately generate these models
  - We will rather use tools like Cadence PKS or Synopsys Physical Compiler
- Operation conditions, derating factors, limits and units
  - Three different values are usually required: typical, worst and best case
  - However, to accurately get these three values process parameters and transistor models
  - for the entire process spread are required
  - This information is only available to the foundry
  - We can perform simulations only with MOSIS provided models
  - Average extraction parameters and spice models will be used for the simulations
  - We can still run simulations at various temperatures and voltages
  - We can use +/- 5% or +/- 10% variations as best and worst case values
  - When using the library, keep in mind that you need to guard band for these variations

Operation conditions, derating factors, limits and units (contd.)

## proc\_var( ) property

Specifies the reference points for process variation used for the characterization Our file will contain values for only one process point and so a 1.0 will be used However, we can create three different files for typical, worst and best.

## temperature and voltage

Specifies the tempreatue and voltage reference points

## proc\_mult(), temp\_mult() and volt\_mult()

Multipliers that are used by the timing tools to derate data due to variations in process, temperature and voltage

# table\_input\_theshold ( ), table\_output\_theshold ( ), table\_transition\_start ( ) and table\_transition\_end ( )

Low and high threshold values for slew calculation (10% - 90% points) and the threshold for delay calculations (50% points)

Operation conditions, derating factors, limits and units (contd.)

## slew\_limit( ) and load\_limit( )

Specifies the limits on maximum input slew on an input pin and the maximum output capacitance on any output pin

#### unit()

Specifies the units used for time, capacitance, area, power, voltage etc.

## Cell Scope

*Cell(cell\_name)* The cell name

## Area()

Specifies the cell area, used during logic synthesis and timing analysis (wireload)

### **Timing Library Format**

TIMING\_model(timing\_arc\_name)

Specifies the timing models to use for the particular path in the circuit Three different models can be used

**Constant** 

Linear

Spline or Table (one, two or three dimensional)

We are going to use a two dimensional spline model The two independent axis variables are input slew and output load capacitance



```
Timing Library Format
```

```
TIMING_model(timing_arc_name) (contd)
```

```
TIMING\_model(model\_name)
spline(
(input\_slew\_axis value1: value2: ... : value n)
(load\_axis value1: value2: ... : value m)
(
(data\_max_{11}:data\_typ_{11}:data\_min_{11}, ..., data\_max_{1m}:data\_typ_{1m}:data\_min_{1m})
(....)
(....)
(data\_max_{n1}:data\_typ_{n1}:data\_min_{n1}, ..., data\_max_{nm}:data\_typ_{nm}:data\_min_{nm})))))
```

Similar spline models are used to specify delay and slew for each timing arc *ENERGY\_model()* property is used to specify power for each timing arc



pin(pin\_name

pintype(input, output, bidir, ground, supply, internal)
clock\_pin

```
Function(expression)
```

Used for output or bidirectional pins. The expression defines the value of the output pin as a function of input pins

Expression syntax is similar to verilog and SDF formats

## Enable(condition)

Describes the input pin condition that must be true for the input pin to drive the output of a tristate cell

```
load_limit( ), slew_limit( ), capacitance( ), vdrop_limit( )
```

Other information in this section is required for flip-flops and their equivalent scan cells

scan\_equivalent(cell\_name)
scan\_pintype(type)

 Register (

 Clock (clock\_condition)

 Slave\_clock (clock\_condition)

 Output (pin\_name)

 Inverter\_output (pin\_name)

 Input (pin\_name)

 Set (asyn\_set)

 Clear (asyn\_reset)

 Clear\_preset\_var1(value)

Value of output when set and reset are both active at the same time *Clear\_preset\_var2(value)* 

Value of inverted output when set and reset are both active at the same time

Only required for flip-flops, latches and register file cells



Path definitions and Timing Checks

# Path(

inputPorts (path origin) => outputPorts (path end)
Input and output pins for the path
inputTransition (01, 10)
Input logic transition
outputTransition (01, 10, 0Z, Z0, 1Z, Z1, 0X, X0, 1X, X1, XZ, ZX)
Output logic transition
other\_pins(pin\_name)
Name of other pins relevant for timing analysis for this path
delay(delay\_model)
Delay model described before to be used for this path
slew(slew\_model)
Slew model described before to be used for this path



Path definitions and Timing Checks (contd)

## Setup(

inputPorts (check\_pin) => referencePorts (reference\_pin)
 Describes the input pin and the reference pin (usually clock) for the check
inputTransition (posedge, negedge, high, low, 01, 10)
 Describes the transition for which this check applies
model (model\_name)
 Timing model described before to be used for this check

Hold( Similar as Setup)

*MPWH (inputPorts(check\_pin) OtherPins(pin\_names) model (model\_name))* Minimum pulse width high timing check

*MPWL (inputPorts(check\_pin) OtherPins(pin\_names) model (model\_name))* Minimum pulse width low timing check