
Systems Design &	Programming		8086 Chips	set		CMPE 310		
8086/88 Devid	ce Specificat	ions						
Both are packaged in DIP (Dual In-Line Packages)								
○ 8086: 16-bit microprocessor with a <i>16-bit</i> data bus								
\bigcirc 8088: 16-bit microprocessor with an <i>8-bit</i> data bus								
Both are	Both are 5V parts (i.e. V _{DD} is 5V)							
○ 8086: Draws a maximum supply current of 360mA								
○ 8086: Draws a maximum supply current of 340mA								
○ 80C86/80C88: CMOS version draws 10mA with temp spec -40 to 225°F								
Input/Output current levels:								
INPUT			OUTPUT					
Logic level	Voltage	Current	Logic level	Voltage	Current			
0	0.8V max	+/- 10uA max	0	0.45V max	+2mA max			
1	2.0V min	+/- 10uA max	1	2.4V min	- 400uA max			

Yields a 350mV noise immunity for logic 0 (Output max can be as high as 450mV while input max can be no higher than 800mV). This limits the loading on the outputs.

8086 Chipset

CMPE 310

8086/88 Pinout



8086/88 Pinout

OAD15-AD0

Multiplexed address(ALE=1)/data bus(ALE=0).

○*A19/S6-A16/S3* (multiplexed)

High order 4 bits of the 20-bit address OR status bits S6-S3.

 OM/\overline{IO}

Indicates if address is a Memory or IO address.

 $\bigcirc \overline{RD}$

When 0, data bus is driven by memory or an I/O device.

 $\bigcirc \overline{WR}$

Microprocessor is driving data bus to memory or an I/O device. When 0, data bus contains valid data.

OALE (Address latch enable)

When 1, address data bus contains a memory or I/O address.

ODT/R (Data Transmit/Receive)

Data bus is transmitting/receiving data.

ODEN (Data bus Enable)

Activates external data bus buffers.

8086/88 Pinout

\bigcirc S7, S6, S5, S4, S3, $\overline{S2}$, $\overline{S1}$, $\overline{S0}$

S7: Logic 1, S6: Logic 0.

S5: Indicates condition of IF flag bits.

S4-S3: Indicate which segment is accessed during current bus cycle:

S4	S3	Function
0	0	Extra segment
0	1	Stack segment
1	0	Code or no segment
1	1	Data segment

 $\overline{S2}$, $\overline{S1}$, $\overline{S0}$: Indicate function of current bus cycle (decoded by 8288).

<u>S2</u>	<u>S1</u>	<u>S0</u>	Function	$\overline{S2}$	$\overline{S1}$	$\overline{S0}$	Function
0	0	0	Interrupt Ack	1	0	0	Opcode Fetch
0	0	1	I/O Read	1	0	1	Memory Read
0	1	0	I/O Write	1	1	0	Memory Write
0	1	1	Halt	1	1	1	Passive

8086/88 Pinout

OINTR

When 1 and IF=1, microprocessor prepares to service interrupt. INTA becomes active after current instruction completes.

INTA

Interrupt Acknowledge generated by the microprocessor in response to INTR. Causes the interrupt vector to be put onto the data bus.

ONMI

Non-maskable interrupt. Similar to INTR except IF flag bit is not consulted and interrupt is vector 2.

○*CLK*

Clock input must have a duty cycle of 33% (high for 1/3 and low for 2/3s) • VCC/GND

```
Power supply (5V) and GND (0V)
```

 $\bigcirc MN/\overline{MX}$

Select minimum (5V) or maximum mode (0V) of operation.



8086/88 Pinout

BHE

Bus High Enable. Enables the most significant data bus bits $(D_{15}-D_8)$ during a read or write operation.

OREADY

Used to insert wait states (controlled by memory and IO for reads/writes) into the microprocessor.

ORESET

Microprocessor resets if this pin is held high for 4 clock periods.

Instruction execution begins at FFFF0H and IF flag is cleared.

○*TEST*

An input that is tested by the WAIT instruction.

Commonly connected to the 8087 coprocessor.

HOLD

Requests a direct memory access (DMA). When 1, microprocessor stops and places address, data and control bus in high-impedance state.

○*HLDA* (Hold Acknowledge)

Indicates that the microprocessor has entered the hold state.

8086/88 Pinout

$\bigcirc \overline{RO}/\overline{GT1}$ and $\overline{RO}/\overline{GT0}$

Request/grant pins request/grant direct memory accesses (DMA) during maximum mode operation.

$\bigcirc \overline{LOCK}$

Lock output is used to lock peripherals off the system. Activated by using the LOCK: prefix on any instruction.

○QS1 and QS0


The queue status bits show status of internal instruction queue. Provided for access by the numeric coprocessor (8087).


CMPE 310

8284A Clock Generator

- OClock generation
- RESET synchronization
- **OREADY** synchronization
- O Peripheral clock signal

Connection of the 8284 and the 8086.





8284A Clock Generator

Clock generation

Crystal is connected to X1 and X2.

XTAL OSC generates square wave signal at crystal's frequency which feeds:

An inverting buffer (output OSC) which is used to drive the EFI input of other 8284As.

2-to-1 MUX

 F/\overline{C} selects XTAL or EFI external input.

The MUX drives a divide-by-3 counter (15MHz to 5MHz).

This drives:

The *READY* flipflop (READY synchronization).

A second *divide-by-2 counter* (2.5MHz clk for peripheral components).

The *RESET* flipflop.

CLK which drives the 8086 CLK input.




8284A Clock Generator

RESET

Negative edge-triggered flipflop applies the RESET signal to the 8086 on the falling edge.

The 8086 samples the *RESET* pin on the rising edge.



Correct reset timing requires that the *RESET* input to the microprocessor becomes a logic 1 *NO LATER* than 4 clocks after power up and stay high for at least 50µs.

8086 Chipset

BUS Buffering and Latching

Computer systems have three buses

Address

Data

Control

The Address and Data bus are *multiplexed (shared)* due to pin limitations on the 8086. The ALE pin is used to control a set of latches.

All signals MUST be buffered

Buffered Latches for A_0 - A_{15} .

Control and A_{16} - A_{19} + *BHE* are buffered separately.

Data bus buffers must be bi-directional buffers.


In a 8086 system, the memory is designed with two banks High bank contains the higher order 8-bits and low bank the lower order 8-bits Data can be transferred as 8 bits from either bank or 16-bits from both \overline{BHE} pin selects the high-order memory bank





8086 Chipset

CMPE 310









8086 Chipset **Systems Design & Programming CMPE 310 BUS Timing Read Bus Timing:** 800ns 200ns 🛌 T_2 T₃ T_4 T_1 CLK $A_{19}-A_{16}/S_{6}-S_{3}$ A₁₉-A₁₆ $S_7 - S_3$ Float Float $AD_{15}-AD_0$ $AD_{15}-AD_0$ Data In M/IO Address setup Data setup ALE DT/\overline{R} RD DEN READY **Bus Timing for a Read Operation**

BUS Timing

During T₁:

- The address is placed on the Address/Data bus.
- Control signals M/\overline{IO} , ALE and DT/\overline{R} specify memory or I/O, latch the address onto the address bus and set the direction of data transfer on data bus.

During T₂:

- **8086** issues the $\overline{\text{RD}}$ or $\overline{\text{WR}}$ signal, $\overline{\text{DEN}}$, and, for a write, the data.
- DEN enables the memory or I/O device to receive the data for writes and the 8086 to receive the data for reads.

During T₃:

- This cycle is provided to allow memory to access data.
- **READY** is sampled at the end of T_2 .
 - If low, T_3 becomes a wait state.
 - Otherwise, the data bus is sampled at the end of T_3 .

During T₄:

- All bus signals are deactivated, in preparation for next bus cycle.
- Data is sampled for reads, writes occur for writes.

BUS Timing

Each BUS CYCLE on the 8086 equals *four* system clocking periods (T states). The clock rate is *5MHz*, therefore one Bus Cycle is *800ns*. The transfer rate is *1.25MHz*.

Memory specifications (memory access time) must match constraints of system timing.

For example, bus timing for a read operation shows almost *600ns* are needed to read data.

However, memory must access faster due to setup times, e.g. Address setup and data setup.

This subtracts off about 150ns.

Therefore, memory must access in at least *450ns* minus another *30-40ns* guard band for buffers and decoders.


420ns DRAM required for the 8086.

BUS Timing

READY

An input to the 8086 that causes wait states for slower memory and I/O components. A wait state (T_W) is an extra clock period inserted between T_2 and T_3 to lengthen the bus cycle.

For example, this extends a 460ns bus cycle (at 5MHz clock) to 660ns.



8086 Chipset

MIN and MAX Mode

Controlled through the *MN/MX* pin.

Minimum mode is cheaper since all control signals for memory and I/O are generated by the microprocessor.

Maximum mode is designed to be used when a coprocessor (8087) exists in the system.

Some of the control signals must be generated externally, due to redefinition of certain control pins on the 8086.

The following pins are lost when the 8086 operates in Maximum mode.



WR

IO/M



DEN


INTA

This requires an external bus controller: 8288 Bus Controller.

8086 Chipset

CMPE 310

8288 Bus Controller



8086 Chipset

CMPE 310

