# CMSC 411 Computer Architecture 

## Lecture 13 <br> Introduction to Pipelining

## Lecture's Overview

$\square$ Previous Lecture
$\rightarrow$ Micro-programmed control

- PLA versus ROM based control unit design
- Horizontal versus vertical micro-coding
- Designing a micro-instruction set
$\rightarrow$ Processor exceptions
- Exceptions are the hardest part of control
- MIPS interrupts and exceptions support
- Detecting exceptions by the control unit
$\square$ This Lecture
$\rightarrow$ An overview of Pipelining
$\rightarrow$ A pipelined datapath
$\rightarrow$ Pipelined control


## Sequential Laundry



Washer takes 30 min, Dryer takes 40 min , folding takes 20 min

- Sequential laundry takes 6 hours for 4 loads

If they learned pipelining, how long would laundry take?

## Pipelined Laundry



- Pipelining means start work as soon as possible
- Pipelined laundry takes 3.5 hours for 4 loads


## Pipelining Lessons



## Multi-cycle Instruction Execution



## Stages of Instruction Execution



Load

| Ifetch | Reg/Dec | Exec | Mem | Wr |
| :--- | :--- | :--- | :--- | :--- |

The load instruction is the longest
$\square$ All instructions follows at most the following five steps:
$\rightarrow$ Ifetch: Instruction Fetch

- Fetch the instruction from the Instruction Memory
$\rightarrow$ Reg/Dec: Registers Fetch and Instruction Decode
$\rightarrow$ Exec: Calculate the memory address
$\rightarrow$ Mem: Read the data from the Data Memory
$\rightarrow$ Wr: Write the data back to the register file


## Instruction Pipelining

Start handling of next instruction while the current instruction is in progress
$\square$ Pipelining is feasible when different devices are used at different stages of instruction execution

Time


Time between instructions pipelined $=\frac{\text { Time between instructions }_{\text {nonpipelined }}}{\text { Number of pipe stages }}$
Pipelining improves performance by increasing instruction throughput

## Single Cycle, Multiple Cycle, vs. Pipeline


${ }^{1}$ Cycle $1_{1}^{l}$ Cycle 2 Kycle 3 Cyycle 4 Cycle 5 Cycle 6 Cycle 7 Cyçle 8 Cycle 9 Cycle 10 :


Pipeline Implementation:

Load |  | Ifetch | Reg | Exec | Mem |
| :--- | :--- | :--- | :--- | :--- |
|  | Wr |  |  |  |

Store | Ifetch | Reg | Exec | Mem | Wr |
| :--- | :--- | :--- | :--- | :--- |

| R-type | Ifetch | Reg | Exec | Mem |
| :--- | :--- | :--- | :--- | :--- |

# Example of Instruction Pipelining 

Program


Program
execution
order
(in instructions)
Iw $\$ 2,200(\$ 0)$
Iw $\$ 3,100(\$ 0)$


Time between first \& fourth instructions is $3 \times 2=6 \mathrm{~ns}$

Ideal and upper bound for speedup is number of stages in the pipeline

## Pipeline Performance

$\square$ Suppose we execute 100 instructions:
$\rightarrow$ Single Cycle Machine

- $45 \mathrm{~ns} /$ cycle $\times 1 \mathrm{CPI} \times 100 \mathrm{inst}=4500 \mathrm{~ns}$
$\rightarrow$ Multi-cycle Machine
- $10 \mathrm{~ns} /$ cycle $\times 4.2 \mathrm{CPI}$ (due to inst mix) $\times 100 \mathrm{inst}=4200 \mathrm{~ns}$
$\rightarrow$ Ideal 5 stages pipelined machine
- $10 \mathrm{~ns} /$ cycle $\times(1 \mathrm{CPI} \times 100 \mathrm{inst}+4$ cycle drain $)=1040 \mathrm{~ns}$

Due to fill and drain effects of a pipeline ideal performance can be achieved only for very large instructions

Example:
a sequence of 1000 load instructions would take 5000 cycles on a multicycle machine while taking 1004 on a pipeline machine
$\Rightarrow$ speedup $=5000 / 1004 \cong 5$

## Pipeline Hazards

$\square$ Pipeline hazards are cases that affect instruction execution semantics and thus need to be detected and corrected

## - Hazards types

Structural hazard: attempt to use a resource two different ways at same time
$\rightarrow$ E.g., combined washer/dryer would be a structural hazard or folder busy doing something else (watching TV)
$\rightarrow$ Single memory for instruction and data
Data hazard: attempt to use item before it is ready
$\rightarrow$ E.g., one sock of pair in dryer and one in washer; can't fold until get sock from washer through dryer
$\rightarrow$ instruction depends on result of prior instruction still in the pipeline Control hazard: attempt to make a decision before condition is evaluated
$\rightarrow$ E.g., washing football uniforms and need to get proper detergent level; need to see after dryer before next load in
$\rightarrow$ branch instructions
Hazards can always be resolved by waiting

## Single Memory is a Structural Hazard

Time (clock cycles)

$\square$ Can be easily detected
Resolved by inserting idle cycles

* Slide is courtesy of Dave Patterson


## Control Hazard

$\square$ Stall: wait until decision is clear
$\rightarrow$ It is possible to move up decision to $2^{\text {nd }}$ stage by adding hardware to check registers as being read

$\square$ Impact: 2 clock cycles per branch instruction $\Rightarrow$ slow

## Control Hazard Solution

$\square$ Predict: guess one direction then back up if wrong
$\rightarrow$ Predict not taken


Impact: 1 clock cycles per branch instruction if right, 2 if wrong (right 50\% of time)
$\square$ More dynamic scheme: history of 1 branch ( $90 \%$ )

## Control Hazard Solution

$\square$ Redefine branch behavior (takes place after next instruction) "delayed branch"

$\square$ Impact: 0 clock cycles per branch instruction if can find instruction to put in "slot" ( $50 \%$ of time)

## Data Hazard



Dependencies backwards in time are hazards

## Data Hazard Solution


"Forward" result from one stage to another

* Slide is courtesy of Dave Patterson


## Resolving Data Hazards for Loads

Iw
sub r4, 1 ,1,r3


Dependencies backwards in time are hazards
$\square$ Cannot solve with forwarding
$\square$ Must delay/stall instruction dependent on loads

## Conclusion

$\rightarrow$ An overview of Pipelining

- Pipelining concept is natural
- Start handling of next instruction while current one is in progress
$\rightarrow$ Pipeline performance
- Performance improvement by increasing instruction throughput
- Ideal and upper bound for speedup is number of stages in pipeline
$\rightarrow$ Pipelined hazards
- Structural, data and control hazards
- Hazard resolution techniques
$\square$ Next Lecture
$\rightarrow$ Designing a pipelined datapath
$\rightarrow$ Pipelined control
Read section 4.5 in the $5^{\text {th }}$ Ed., or 4.5 in the $4^{\text {th }}$ Ed. of the textbook

