
# CMSC 411 Computer Architecture

### Lecture 12

## **Micro-programming & Exceptions**




## **Lecture's Overview**

#### Previous Lecture:

- Disadvantages of the Single Cycle Processor
  - → Long cycle time
  - ➔ Cycle time is too long for all instructions except the Load
- Multiple Cycle Processor:
  - ➔ Divide the instructions into smaller steps
  - → Execute each step (instead of the entire instruction) in one cycle
- Control is specified by finite state diagram
- Follow same 5-step method for designing "real" processor

#### This Lecture:


- Micro-programmed control
- Processor exceptions



#### **Overview of Processor Design** <u>Design Steps:</u>


- 1. Analyze instruction set => datapath <u>requirements</u>
- 2. Select set of datapath components and establish clocking methodology
- 3. <u>Assemble</u> datapath meeting the requirements
- 4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer
- 5. Assemble the control logic







Courtesy

## **Multiple Cycle Datapath**





## **Controller FSM Specifications**




## **Detailed Control Specification**

	State	Op field	Eq	Next	IR	PC		Ops	Exe	С	Mem	Write-Back
						en	sel	AΒ	Ex S	Sr ALU S	RWM	M-R Wr Dst
	0000	??????	?	0001	1							
	0001	BEQ	0	0011				11				
	0001	BEQ	1	0010				11				
	0001	R-type	x	0100				11				
	0001	orl	x	0110				11				
	0001	LW	Х	1000				11				
	0001	SW	Х	1011				11				
	0010	XXXXXX	Х	0000		1	1					
	0011	XXXXXX	Х	0000		1	0					
R:	0100	XXXXXX	Х	0101					0 1	fun 1		
	0101	XXXXXX	Х	0000		1	0					0 1 1
ORi:	0110	XXXXXX	Х	0111					0 0	) or 1		
	0111	XXXXXX	Х	0000		1	0					0 1 0
LW:	1000	XXXXXX	Х	1001					1 C	) add 1		
	1001	XXXXXX	Х	1010							100	
	1010	XXXXXX	Х	0000		1	0					1 1 0
SW:	1011	XXXXXX	Х	1100					1 C	) add 1		
	1100	XXXXXX	Х	0000		1	0				01	



## **Overview of Control Design**




Control may be designed using one of several initial representation

The choice of sequence control, and how logic is represented, can be determined independently

The control can then be implemented with one of several methods using a structured logic technique
\* Slide is courtesy of Dave Patterson

## **Example: PLA Implementation Control**



Courtesy

# Micro-programming

Control is the hard part of processor design

- ➔ Datapath is fairly regular and well-organized
- ➔ Memory is highly regular
- ➔ Control is irregular and global

#### □ Micro-programming:

A Particular Strategy for Implementing the Control Unit of a processor by "programming" at the level of register transfer operations

#### □ Micro-architecture:

Logical structure and functional capabilities of the hardware as seen by the micro-programmer

#### Historical Note:


- → IBM 360 Series first to distinguish between architecture & organization
- ➔ Same instruction set across wide range of implementations, each with different cost/performance




## **Micro-programmed Controller Design**


The state diagrams that define the controller for an instruction set processor are highly structured

- □Use this structure to construct a simple "micro-sequencer"
- Control reduces to programming this very simple device
  - ➔ micro-programming







## **Sequencer-based control unit**



CMSC 411, Computer Architecture

### "Micro-instruction" Interpretation





# Variations on Micro-programming

#### □ "*Horizontal*" Micro-code

- → control field for each control point in the machine
- ▲ more control over the potential parallelism of operations in the datapath
- ✓ uses up lots of control store

μseq μaddr A-mux B-mux bus enables register enables

#### □ "<u>Vertical</u>" Micro-code

→ compact micro-instruction format for each class of micro-operation

branch:	µseq-op	µadd
execute:	ALU-op	A,B,R
memory:	mem-op	S, D

- → local decode to generate all control points
- Easier to program, not very different from programming a RISC machine in assembly language
- $\checkmark$  Extra level of decoding may slow the machine down




### **Example Of Horizontal Micro-programs**


Depending on bus organization, many potential control combinations simply wrong, i.e., implies transfers that can never happen at the same time

#### **Example**:

mem\_to\_reg and ALU\_to\_reg should never happen simultaneously;  $\Rightarrow$  encode in single bit which is decoded rather than two separate bits


□ Makes sense to encode fields to save ROM space





## **Vertical Micro-programming Format**


□ Single-format Micro-code:



**Branch Jump** 

**Register transfer Operation** 

Multi-format Micro-code:



Courtesy

## **Designing a Micro-instruction Set**

- 1) Start with list of control signals
- 2) Group together signals when makes sense (vs. random): called "fields"
- 3) Place fields in some logical order
   (e.g., ALU operation & operands first and micro-instruction sequencing last)
- 4) Create a symbolic legend for the micro-instruction format, showing name of field values and how they set control signals
   → Use computers to design computers
- 5) To minimize the width, encode operations that will never be used at the same time



# 1&2) list signals, grouped into fields

	Signal name	Effect when deasserted	Effect when asserted
	ALUSeIA	1st ALU operand = PC	1st ALU operand = Reg[rs]
	RegWrite	None	Reg. is written
	MemtoReg	Reg. write data input = ALU	Reg. write data input = memory RegDst
	RegDst	Reg. dest. no. = rt	Reg. dest. no. = rd
	TargetWrite	None	Target reg. = ALU
	MemRead	None	Memory at address is read
	MemWrite	None	Memory at address is written
	lorD	Memory address = PC	Memory address = ALU
)	IRWrite	None	IR = Memory
	PCWrite	None	PC = PCSource
	PCWriteCond	None	IF ALUzero then PC = PCSource

	<u>Signal name</u>	Value	<u>Effect</u>	
0	ALUOp	00	ALU adds	
	·	01	ALU subtracts	
NC		10	ALU does function code	
Ŭ		11	ALU does logical OR	
	ALUSelB	000	2nd ALU input = Reg[rt]	
Büt		001	2nd ALU input = 4	
0		010	2nd ALU input = sign extended IR[15-0]	
10		011	2nd ALU input = sign extended, shift left 2 IR[15-0]	
ultiple		100	2nd ALU input = zero extended IR[15-0]	
	PCSource	ÛÛ	PC = ÁLU	
		01	PC = Target	
CHE	<u> </u>	10	PC = PC+4[29-26] : IR[25-0] << 2 * Slide is courtesy of Dave Patterson	n
UMBC	Courtesy		CMSC 411, Computer Architecture 1	8


# 3) Encoded fields

<u>Field Name</u>	Width		Control Signals Set		
	wide	narrow			
ALU Control	4	2	ALUOp		
SRC1	2	1	ALUSeIA		
SRC2	5	3	ALUSelB		
ALU Destination	6	4	RegWrite, MemtoReg, RegDst, TargetWr.		
Memory	4	3	MemRead, MemWrite, IorD		
Memory Register	1	1	IRWrite		
PCWrite Control	5	4	PCWrite, PCWriteCond, PCSource		
Sequencing	3	2	AddrCtl		
Total width	30	20	bits		



## 4) Legend of Fields and Symbolic Names

Field Name	Values for Field	Function of Field with Specific Value
ALU	Add	ALU adds
	Subt.	ALU subtracts
	Func code	ALU does function code
	Or	ALU does logical OR
SRC1	PC	1st ALU input = PC
	rs	1st ALU input = Reg[rs]
SRC2	4	2nd ALU input = 4
	Extend	2nd ALU input = sign ext. IR[15-0]
	Extend0	2nd ALU input = zero ext. IR[15-0]
	Extshft	2nd ALU input = sign ex., sl IR[15-0]
	rt	2nd ALU input = Reg[rt]
ALU destination	Target	Target = ALUout
	rd	Reg[rd] = ALUout
Memory	Read PC	Read memory using PC
	Read ALU	Read memory using ALU output
	Write ALU	Write memory using ALU output
Memory register	IR	IR = Mem
	Write rt	Reg[rt] = Mem
	Read rt	Mem = Reg[rt]



5) Create Micro-program								
<u>Label</u>	ALU	SRC1			<u>- est. Memory N</u>			<u>Sequencing</u>
Fetch	Add	PC	4		Read PC	IR	ALU	Seq
	Add	PC	Extshft	Target				Dispatch
LW	Add	rs	Extend					Seq
					Read ALU	Write rt		Fetch
SW	Add	rs	Extend					Seq
					Write ALU	Read rt		Fetch
Rtype	Func	rs	rt	_				Seq
				rd				Fetch
BEQ1	Subt.	rs	rt			Tar	get–cond.	Fetch
JUMP	1					jum	p address	Fetch
ORI	Or	rs	Extend0					Seq
CSEE				rd				Fetch
	Courtesy CMSC 411, Computer Architecture 21							

## **Micro-programming Pros and Cons**

#### Advantages:

- Ease of design
- 🔺 Flexibility
  - → Easy to adapt to changes in organization, timing, technology
  - $\rightarrow$  Can make changes late in design cycle, or even in the field
- Scalable for very powerful instruction sets
  - ➔ Just more control memory
- 🔺 Generality
  - → Can implement multiple instruction sets on same machine.
  - $\rightarrow$  Can tailor instruction set to application
- Compatibility
  - $\rightarrow$  Many organizations, same instruction set

#### <u>Disadvantages</u>

Courtesy

Costly to implement

a a al Maxua la

✓ Slow


## **Exceptions**

□ Exception = unplanned control transfer

➔ system takes action to handle the exception


- must record the address of the offending instruction
- → returns control to user
- → must save & restore user state

□ Allows construction of a "user virtual machine"



normal control flow:

sequential, jumps, branches, calls, returns



# **Types of Exceptions**

#### Interrupts

- → caused by external events
- $\rightarrow$  asynchronous to program execution
- → may be handled between instructions
- → simply suspend and resume user program

#### □ <u>Traps</u>


- → caused by internal events
  - exceptional conditions (overflow)
  - errors (parity)
  - faults (non-resident page)
- → synchronous to program execution
- → condition must be remedied by the handler
- instruction may be retried or simulated and program continued or program may be aborted

Courtesy


## **MIPS Convention**

- Exception means any unexpected change in control flow, without distinguishing internal or external
- □ Use the term interrupt only when the event is externally caused
- MIPS architecture defines the instruction as having <u>no effect</u> if the instruction causes an exception

<u>Type of event</u>	From where?	MIPS terminology
I/O device request	External	Interrupt
Invoke OS from user program	Internal	Exception
Arithmetic overflow	Internal	Exception
Using an undefined instruction	Internal	Exception
Hardware malfunctions	Either	Exception or Interrupt




# **Addressing Exception Handlers**






# **MIPS** support for Exceptions

- EPC: a 32-bit register used to hold the address of the affected instruction
- **Cause:** a register used to record the cause of the exception
- BadVAddr: register contained memory address at which memory reference occurred
- □ Status: interrupt mask and enable bits
- □ Control signals to write EPC , Cause, BadVAddr, and Status
- □ Be able to write exception address into PC, increase MUX to add as input 1000000 0000000 0000000 10000000 (8000 0080<sub>hex</sub>)
- May have to undo PC = PC + 4, since want EPC to point to offending instruction (not its successor); PC = PC - 4



## **MIPS Status register**



#### old prev current

□ Mask = 1 bit for each of 5 hardware and 3 software interrupt levels

- $\rightarrow$  1 => enables interrupts
- $\rightarrow$  0 => disables interrupts

 $\Box$  k = kernel/user (important to know setting after interrupt is serviced)

- $\rightarrow$  0 => was in the kernel when interrupt occurred
- → 1 => was running user mode
- e = interrupt enable

Courtesy

- $\rightarrow$  0 => interrupts were disabled
- $\rightarrow$  1 => interrupts were enabled

□ When interrupt occurs, 6 LSB shifted left 2 bits, setting 2 LSB to 0

- → run in kernel mode with interrupts disabled
- Enable handling nested exceptions (when allowed)

# MIPS Cause register151052StatusPendingCode

Pending interrupt 5 H/W levels: bit set if interrupt occurs but not yet serviced

➔ handles cases when more than one interrupt occurs at the same time, or while records interrupt requests when interrupts are disabled

□ <u>Exception Code</u> encodes reasons for interrupt

→ 0 (INT)  $\Rightarrow$  external interrupt

→ 6 (IBUS)

→ 7 (DBUS)

 $\rightarrow$  8 (Syscall)

→ 9 (BKPT)

→ 12 (OVF)

a al Va un la

→ 10 (RI)


Courtesy

- → 4 (ADDRL)  $\Rightarrow$  address error exception (load or instr fetch)
- → 5 (ADDRS)  $\Rightarrow$  address error exception (store)
  - $\Rightarrow$  bus error on instruction fetch
    - $\Rightarrow$  bus error on data fetch
    - $\Rightarrow$  Syscall exception
    - $\Rightarrow$  Breakpoint exception
    - $\Rightarrow$  Reserved Instruction exception
    - $\Rightarrow$  Arithmetic overflow exception


# **Detecting Exceptions**

- □Undefined Instruction–detected when no next state is defined from state 1 for the op value.
  - ➔ We handle this exception by defining the next state value for all op values other than lw, sw, 0 (R-type), jmp, beq, and ori as new state
  - ➔ Shown symbolically using "other" to indicate that the op field does not match any of the op-codes that label arcs out of state 1
- Arithmetic overflow: logic is included in the ALU to detect overflow, and a signal called *Overflow* is provided as an output from the ALU
- Challenge in designing control of a real machine is to handle different interactions between instructions and other exceptioncausing events such that control logic remains small and fast


Complex interactions makes control unit the most challenging aspect of h/w design



## **Modification to the Control Specification**



## **Extended Datapath/Contol**





Mohateseyd Younis

## Conclusion

#### □ <u>Summary</u>

#### ➔ Micro-programmed control

- PLA versus ROM based control unit design
- Horizontal versus vertical micro-coding
- Designing a micro-instruction set

#### ➔ Processor exceptions

- Exceptions are the hardest part of control
- MIPS interrupts and exceptions support
- Detecting exceptions by the control unit

#### Next Lecture

- ➔ An overview of Pipelining
- ➔ A pipelined datapath
- ➔ Pipelined control

#### Read sections D.5 in 5<sup>th</sup> Ed.

