CMPE 411 Computer Architecture

Lecture 8

Performing Division



Lecture's Overview

Previous Lecture:

- Algorithms for multiplying unsigned numbers (Evolution of optimization, complexity)
- Booth's algorithm for signed number multiplication (Different approach to multiplying, 2-bit based operation selection)
- Multiple hardware design for integer multiplier (Hardware cost-driven optimization, fast multiplication)

This Lecture:

- Algorithms for dividing unsigned numbers
- Handling of sign while performing a division
- Hardware design for integer division



Dividing Unsigned Numbers

□ Paper and pencil example (unsigned):



See how big a number can be subtracted, creating quotient bit on each step Binary => 1 * divisor or 0 * divisor

Dividend = Quotient x Divisor + Remainder

□ 3 versions of divide, successive refinement



Divide Hardware (version 1)

- G4-bit Divisor register, 64-bit ALU, 64-bit Remainder register, and 32-bit Quotient register
- □ The 32-bit value of the Divisor starts in the left half of the 64-bit register
- □ The Divisor is shifted to the right every step to align with the Dividend
- The Remainder register is initialized with the value of the Dividend
- Control decides when to shift the Divisor and the Quotient registers and when to write new value into the Remainder register



Divide Algorithm Version 1



CMSC 411, Computer Architecture

Courtesy

Malaa aa ah Maxuu la

An Example

Follow the division algorithm (version 1) to divide 7 by 2 using only 4-bit binary representation

Iteration	Step	Quotient	Divisor	Remainder
0	Initial values	0000	0010 0000	0000 0111
1	1: Rem = Rem - Div	0000	0010 0000	1110 0111
	2b: Rem < 0 \Rightarrow +Div, shift left Q, Q0=0	0000	0010 0000	0000 0111
	3: Shift right Divisor	0000	0001 0000	0000 0111
2	1: Rem = Rem - Div	0000	0001 0000	1111 0111
	2b: Rem < 0 \Rightarrow +Div, shift left Q, Q0=0	0000	0001 0000	0000 0111
	3: Shift right Divisor	0000	0000 1000	0000 0111
3	1: Rem = Rem - Div	0000	0000 1000	1111 1111
	2b: Rem < 0 \Rightarrow +Div, shift left Q, Q0=0	0000	0000 1000	0000 0111
	3: Shift right Divisor	0000	0000 0100	0000 0111
4	1: Rem = Rem - Div	0000	0000 0100	0000 0011
	2a: Rem $\ge 0 \Rightarrow$ shift left Q, Q0=1	0001	0000 0100	0000 0011
	3: Shift right Divisor	0001	0000 0010	0000 0011
5	1: Rem = Rem - Div	0001	0000 0010	0000 0001
	2a: Rem $\geq 0 \Rightarrow$ shift left Q, Q0=1	0011	0000 0010	0000 0001
	3: Shift right Divisor	0011	0000 0001	0000 0001



Divide Hardware (version 2)

- □ In the first version of divide hardware, half the bits in Divisor always 0
 => 1/2 of 64-bit adder is wasted & 1/2 of divisor is wasted
- Uses only 32-bit Divisor register, 32-bit ALU, 64-bit Remainder register, and 32-bit Quotient register
- □Since the least significant bits of the Divisor would not change, the Remainder could be shifted to the left instead of shifting the Divisor to the right
- Ist step cannot produce a 1 in quotient bit (divide by zero)
 => switch order to shift first and then subtract, can save 1 iteration
- □ The most significant 32-bits would be used by the ALU as a result register



Divide Algorithm Version 2



CMSC 411, Computer Architecture

Courtesy

Malaa ah Maximia

An Example

Follow the division algorithm (version 2) to divide 7 by 2 using only 4-bit binary representation

Iteration	Step	Quotient	Divisor	Remainder
0	Initial values	0000	0010	0000 0111
1	1: Shift Rem to left 1	0000	0010	0000 1110
	2: Rem = Rem - Div	0000	0010	1110 1110
	3b: Rem < 0 \Rightarrow +Div, shift left Q, Q0=0	0000	0010	0000 1110
2	1: Shift Rem to left 1	0000	0010	0001 1100
	2: Rem = Rem - Div	0000	0010	1111 1100
	3b: Rem < 0 \Rightarrow +Div, shift left Q, Q0=0	0000	0010	0001 1100
3	1: Shift Rem to left 1	0000	0010	0011 1000
	2: Rem = Rem - Div	0000	0010	0001 1000
	3: Shift left Quotient, Q0=1	0001	0010	0001 1000
4	1: Shift Rem to left 1	0001	0010	0011 0000
	2: Rem = Rem - Div	0001	0010	0001 0000
	3: Shift left Quotient, Q0=1	0011	0010	0001 0000



Divide Hardware Version 3

□ Remainder register wastes space that exactly matches size of Quotient ⇒ combine Quotient register and Remainder register

- Uses only 32-bit Divisor register, 32-bit ALU, 64-bit Remainder register, and 0-bit Quotient register
- \Box The same number of shift operations would apply to both the Remainder and the Quotient \Rightarrow the Remainder needs to be corrected at the end
- □ The most significant 32-bits are still being used by ALU as a result register



Divide Algorithm Version 3

Iteration	Step	Divisor	Remainder	Start			
0	Initial values	0010	0000 0111				
	Shift Rem left 1	0010	0000 1110	1 Shift the Remainder register left 1 hit			
	2: Rem = Rem - Div	0010	1110 1110	1. Shin the Remainder register left 1 bit			
1	3b: Rem < 0 \Rightarrow +Div, shift left R, R0=0	0010	0001 1100	\checkmark			
2	2: Rem = Rem - Div	0010	1111 1100	2. Subtract the Divisor register from the			
	3b: Rem < 0 \Rightarrow +Div, shift left R, R0=0	0010	0011 1000	left half of the Remainder register and place the result in the left half of the			
	2: Rem=Rem-Div	0010	0001 1000	Remainder register			
3	$3a: Rem ≥ 0 \Rightarrow shift left R, R0=1$	0010	0011 0001				
	2: Rem=Rem-Div	0010	0001 0001				
4	$3a: Rem ≥ 0 \Rightarrow shift left R, R0=1$	0010	0010 0011	Remainder>_ 0			
	Shift left half of Rem right 1	0010	0001 0011				
	Dividing 7 by 2						
			3a. Shift the Ren left, setting the r	mainder register to the new rightmost bit to 1 3b. Restore the original value by adding the Divisor register to the left half of the Remainder register and place the sum			
				in the left half of the Remainder register.			
				left, setting the new rightmost bit to 0			
Eliminate Ouotient register by combining							
with Demainder and abifted left							
	e e ive el e verse sul el de el ele iffe el	32nd repetition? No: < 32 repetitions					
Remainder would be shifted an extra							
time and need to be corrected at the end							
		Done. Shift left half of Remainder right 1 bit					
A							



Divide Hardware Version 3."x86"

□ The Intel x86 line does 64x32 bit division:

- Dividend is spread across 2 registers: EDX:EAX (same pair as mul)
- □ Could modify v3 architecture to initially load 64 bits into Remainder reg
- □Problem of overflow: what if Quotient > 32 bits?
- □ Can pre-test for this by seeing if Divisor > Dividend[64:33]





Courtesy

Dividing Signed Numbers

Simplest approach is to remember signs, make positive, and complement quotient and remainder if necessary (the following are not universal, however)

→ Rule 1: Dividend and Remainder must have same sign

Rule 2: Quotient negated if Divisor sign & Dividend sign are different

Examples:

Dividend = *Quotient* × *Divisor* + *Remainder*

 $7 \div 2 = 3$, remainder = 1

 $-7 \div 2 = -3$, remainder = -1

 $7 \div -2 = -3$, remainder = 1

 $-7 \div -2 = 3$, remainder = -1



MIPS division

• Instruction:

div R[rs], R[rt] divu R[rs], R[rt]

Lo = R[rs]/R[rt]; Hi = R[rs] % R[rt]

- If one of the operands is negative, sign of remainder is unspecified
- In SPIM simulator, depends on hosting architecture



Conclusion

□ <u>Summary</u>

Algorithms for dividing unsigned numbers (Evolution of optimization, complexity)

→ Handling of sign while performing a division (Remainder sign matches the dividend's)

→ Hardware design for integer division

(Same hardware as Multiply)

☐ <u>Next Lecture</u>

- ➔ Representation of floating point numbers
- → Floating point arithmetic
- ➔ Floating point hardware

Read section 3.4 in 5th Ed.

