

**Digital Logic V:
Finite State Machine Design**

CMSC 313
Sections 01, 02

Example: Sequence Detector

2

A-3 Appendix A - Digital Logic

Example: A Sequence Detector

- **Example:** Design a machine that outputs a 1 when exactly two of the last three inputs are 1.
- e.g. input sequence of 011011100 produces an output sequence of 001111010.
- Assume input is a 1-bit serial line.
- Use D flip-flops and 8-to-1 Multiplexers.
- Start by constructing a state transition diagram (next slide).

Principles of Computer Architecture by M. Mardocca and V. Heuring © 1999 M. Mardocca and V. Heuring

A-4 Appendix A - Digital Logic

Sequence Detector State Transition Diagram

• Design a machine that outputs a 1 when exactly two of the last three inputs are 1.

Principles of Computer Architecture by M. Murococa and V. Heuring © 1999 M. Murococa and V. Heuring

A-5 Appendix A - Digital Logic

Sequence Detector State Table

Present state	Input X	
	0	1
A	B/0	C/0
B	D/0	E/0
C	F/0	G/0
D	D/0	E/0
E	F/0	G/1
F	D/0	E/1
G	F/1	G/0

Principles of Computer Architecture by M. Murococa and V. Heuring © 1999 M. Murococa and V. Heuring

A-6 Appendix A - Digital Logic

Sequence Detector State Assignment


Present state	Input X	
	0	1
$S_2 S_1 S_0$ A: 000	001/0	010/0
B: 001	011/0	100/0
C: 010	101/0	110/0
D: 011	011/0	100/0
E: 100	101/0	110/1
F: 101	011/0	100/1
G: 110	101/1	110/0

(a)

Input and state at time t			Next state and output at time $t+1$				
S_2	S_1	S_0	X	S_2	S_1	S_0	Z
0	0	0	0	0	0	1	0
0	0	0	1	0	1	0	0
0	0	1	0	0	1	1	0
0	0	1	1	1	0	0	0
0	1	0	0	1	0	1	0
0	1	0	1	1	1	0	0
0	1	1	0	0	1	1	0
0	1	1	1	1	0	0	0
1	0	0	0	1	0	1	0
1	0	0	1	1	0	1	1
1	0	1	0	0	1	1	0
1	0	1	1	1	0	0	1
1	1	0	0	1	0	1	1
1	1	0	1	1	1	0	0
1	1	1	0	d	d	d	d
1	1	1	1	d	d	d	d

(b)

Principles of Computer Architecture by M. Murococa and V. Heuring © 1999 M. Murococa and V. Heuring



Finite State Machine Simplification


8

Circuit Minimization

9

Sequence Detector

	s2	s1	s0	x	s2'	s1'	s0'	z
0	0	0	0	0	0	0	1	0
1	0	0	0	1	0	1	0	0
2	0	0	1	0	0	1	1	0
3	0	0	1	1	0	0	0	0
4	0	1	0	0	1	0	1	0
5	0	1	0	1	1	1	0	0
6	0	1	1	0	0	1	1	0
7	0	1	1	1	0	0	0	0
8	1	0	0	0	1	0	1	0
9	1	0	0	1	1	0	1	0
10	1	0	1	0	0	1	1	0
11	1	0	1	1	0	0	1	0
12	1	1	0	0	1	0	1	1
13	1	1	0	1	1	0	0	0
14	1	1	1	0	d	d	d	d
15	1	1	1	1	d	d	d	d




$$s2' = (\overline{s0} + x) (s2 + s1 + s0)$$

UWBC, CWSC313, Richard Chang <chang@umbc.edu>

Sequence Detector

	s2	s1	s0	x	s2'	s1'	s0'	z
0	0	0	0	0	0	0	1	0
1	0	0	0	1	0	1	0	0
2	0	0	1	0	0	1	1	0
3	0	0	1	1	0	0	0	0
4	0	1	0	0	1	0	1	0
5	0	1	0	1	1	1	0	0
6	0	1	1	0	0	1	1	0
7	0	1	1	1	0	0	0	0
8	1	0	0	0	1	0	1	0
9	1	0	0	1	1	0	1	0
10	1	0	1	0	0	1	1	0
11	1	0	1	1	0	0	1	0
12	1	1	0	0	1	0	1	1
13	1	1	0	1	1	0	0	0
14	1	1	1	0	d	d	d	d
15	1	1	1	1	d	d	d	d




$$s1' = \overline{s0} x + s0 \overline{x} = s0 \text{ xor } x$$

UWBC, CWSC313, Richard Chang <chang@umbc.edu>

Sequence Detector

	s2	s1	s0	x	s2'	s1'	s0'	z
0	0	0	0	0	0	0	1	0
1	0	0	0	1	0	1	0	0
2	0	0	1	0	0	1	1	0
3	0	0	1	1	0	0	0	0
4	0	1	0	0	1	0	1	0
5	0	1	0	1	1	1	0	0
6	0	1	1	0	0	1	1	0
7	0	1	1	1	0	0	0	0
8	1	0	0	0	1	0	1	0
9	1	0	0	1	1	0	1	0
10	1	0	1	0	0	1	1	0
11	1	0	1	1	0	0	1	0
12	1	1	0	0	1	0	1	1
13	1	1	0	1	1	0	0	0
14	1	1	1	0	d	d	d	d
15	1	1	1	1	d	d	d	d




$$s0' = \overline{x}$$

UWBC, CWSC313, Richard Chang <chang@umbc.edu>

Sequence Detector


s2	s1	s0	x	s2'	s1'	s0'	z
0	0	0	0	0	0	1	0
1	0	0	0	1	0	1	0
2	0	0	1	0	0	1	0
3	0	0	1	1	0	0	0
4	0	1	0	0	1	0	0
5	0	1	0	1	1	0	0
6	0	1	1	0	0	1	0
7	0	1	1	1	0	0	0
8	1	0	0	0	1	0	0
9	1	0	0	1	1	0	1
10	1	0	1	0	0	1	0
11	1	0	1	1	1	0	0
12	1	1	0	0	1	0	1
13	1	1	0	1	1	0	0
14	1	1	1	0	d	d	d
15	1	1	1	d	d	d	d



$$z = s2 \overline{s1} x + s2 s1 \overline{x}$$

UWBC_CVSC313, Richard Chang <chang@umbc.edu>

Sequence Detector (optimized)



14

Notes on K-maps

- Also works for POS
- Takes 2^n time for formulas with n variables
- Only optimizes two-level logic
 - Reduces number of terms, then number of literals in each term
- Assumes inverters are free
- Does not consider minimizations across functions
- Circuit minimization is generally a hard problem
- Quine-McCluskey can be used with more variables
- ‡ CAD tools are available if you are serious

Karnaugh Maps

- Implicant: rectangle with 1, 2, 4, 8, 16 ... 1's
- Prime Implicant: an implicant that cannot be extended into a larger implicant
- Essential Prime Implicant: the only prime implicant that covers some 1
- K-map Algorithm (not from M&H):
 1. Find ALL the prime implicants. Be sure to check every 1 and to use don't cares.
 2. Include all essential prime implicants.
 3. Try all possibilities to find the minimum cover for the remaining 1's.

16

Circuit Minimization is Hard

- Unix systems store passwords in encrypted form.
 - User types x , system computes $f(x)$ and looks for $f(x)$ in a file
- Suppose we use 64-bit passwords and I want to find the password x such that $f(x) = y$.
- Let $g_i(x) = 0$ if $f(x) = y$ and the i^{th} bit of x is 0.
- 1 otherwise
- If the i^{th} bit of x is 1, then $g_i(x)$ outputs 1 for every x and $g_i(x)$ has a very, very simple circuit.
- If you can simplify every circuit quickly, then you can crack passwords quickly.

17

Simplifying Finite State Machines

- State Reduction: equivalent FSM with fewer states
- State Assignment: choose an assignment of bit patterns to states (e.g., A is 010) that results in a smaller circuit
- Choice of flip-flops: use D flip-flops, J-K flip-flops or a T flip-flops? a good choice could lead to simpler circuits.

18

State Reduction

19

B-20 Appendix B - Reduction of Digital Logic


State Reduction

• Description of state machine M_0 to be reduced.

Present state \ Input	X	
	0	1
A	C/0	E/1
B	D/0	E/1
C	C/1	B/0
D	C/1	A/0
E	A/0	C/1

Principles of Computer Architecture by M. Mardocca and V. Heuring © 1999 M. Mardocca and V. Heuring

State Reduction Example: original transition diagram



UMBC, CMSC 313, Richard Chang <chang@umbc.edu>

State Reduction Algorithm

1. Use a 2-dimensional table — an entry for each pair of states.
2. Two states are "distinguished" if:
 - a. States X and Y of a finite state machine M are distinguished if there exists an input r such that the output of M in state X reading input r is different from the output of M in state Y reading input r.
 - b. States X and Y of a finite state machine are distinguished if there exists an input r such that M in state X reading input r goes to state X', M in state Y reading input r goes to state Y' and we already know that X' and Y' are distinguished states.
3. For each pair (X,Y), check if X and Y are distinguished using the definition above.
4. At the end of the algorithm, states that are not found to be distinguished are in fact equivalent.

22


State Reduction Table

- An **x** entry indicates that the pair of states are known to be distinguished.
- **A & B are equivalent, C & D are equivalent**

	A	B	C	D	E
A	X		x	x	x
B		X	x	x	x
C			X		x
D				X	x
E					X

23

State Reduction Example: reduced transition diagram



UMBC, CMSC 313, Richard Chang-rchang@umbc.edu

State Reduction Algorithm Performance

- As stated, the algorithm takes $O(n^4)$ time for a FSM with n states, because each pass takes $O(n^2)$ time and we make at most $O(n^2)$ passes.
- A more clever implementation takes $O(n^2)$ time.
- The algorithm produces a FSM with the fewest number states possible.
- Performance and correctness can be proven.

25

State Assignment

26

Appendix B - Reduction of Digital Logic

The State Assignment Problem

• Two state assignments for machine M_2 .

P.S.	Input		X	
	0	1	0	1
A	B/1	A/1		
B	C/0	D/1		
C	C/0	D/0		
D	B/1	A/0		

Machine M_2

S ₀ S ₁	Input		X	
	0	1	0	1
A: 00	01/1	00/1		
B: 01	10/0	11/1		
C: 10	10/0	11/0		
D: 11	01/1	00/0		

State assignment SA_0

S ₀ S ₁	Input		X	
	0	1	0	1
A: 00	01/1	00/1		
B: 01	11/0	10/1		
C: 11	11/0	10/0		
D: 10	01/1	00/0		

State assignment SA_1

Principles of Computer Architecture by M. Mardocca and V. Heuring
© 1999 M. Mardocca and V. Heuring

B-28 Appendix B - Reduction of Digital Logic

State Assignment SA₀

• Boolean equations for machine M₂ using state assignment SA₀.

	X		
		0	1
S ₀ S ₁			
00			
01		1	1
11			
10		1	1

	X		
		0	1
S ₀ S ₁			
00		1	
01			1
11		1	
10			1

	X		
		0	1
S ₀ S ₁			
00		1	1
01		1	1
11		1	1
10			

$$S_0 = \bar{S}_0\bar{S}_1 + S_0\bar{S}_1$$

$$S_1 = \bar{S}_0\bar{S}_1\bar{X} + \bar{S}_0S_1X + S_0S_1\bar{X} + S_0\bar{S}_1X$$

$$Z = \bar{S}_0\bar{S}_1 + \bar{S}_0X$$

Principles of Computer Architecture by M. Mardocca and V. Heuring © 1999 M. Mardocca and V. Heuring

B-29 Appendix B - Reduction of Digital Logic

State Assignment SA₁

• Boolean equations for machine M₂ using state assignment SA₁.

	X		
		0	1
S ₀ S ₁			
00			
01		1	1
11		1	1
10			

	X		
		0	1
S ₀ S ₁			
00		1	
01		1	
11		1	
10		1	

	X		
		0	1
S ₀ S ₁			
00		1	1
01		1	1
11		1	1
10		1	1

$$S_0 = S_1$$

$$S_1 = \bar{X}$$

$$Z = \bar{S}_1\bar{X} + \bar{S}_0X$$

Principles of Computer Architecture by M. Mardocca and V. Heuring © 1999 M. Mardocca and V. Heuring

State Assignment Heuristics

- No known efficient alg. for best state assignment
- Some heuristics (rules of thumb):
 - The initial state should be simple to reset — all zeroes or all ones.
 - Minimize the number of state variables that change on each transition.
 - Maximize the number of state variables that don't change on each transition.
 - Exploit symmetries in the state diagram.
 - If there are unused states (when the number of states s is not a power of 2), choose the unused state variable combinations carefully. (Don't just use the first s combination of state variables.)
 - Decompose the set of state variables into bits or fields that have well-defined meaning with respect to the input or output behavior.
 - Consider using more than the minimum number of states to achieve the objectives above.

30

Apply State Reduction & State Assignment to Sequence Detector

31

B-32 Appendix B - Reduction of Digital Logic

Sequence Detector State Transition Diagram

```

    graph LR
      A((A)) -- "0/0" --> B((B))
      B -- "0/0" --> D((D))
      D -- "0/0" --> D
      D -- "1/0" --> E((E))
      E -- "0/0" --> F((F))
      F -- "1/0" --> G((G))
      G -- "0/1" --> F
      F -- "1/1" --> E
      E -- "1/0" --> B
      D -- "1/1" --> G
      G -- "1/0" --> G
  
```

Input: 0 1 1 0 1 1 1 0 0
 Output: 0 0 1 1 1 0 1 0
 Time: 0 1 2 3 4 5 6 7 8

Principles of Computer Architecture by M. Mardocca and V. Heuring © 1999 M. Mardocca and V. Heuring

B-33 Appendix B - Reduction of Digital Logic

Sequence Detector State Table

Present state \ Input	X	
	0	1
A	B/0	C/0
B	D/0	E/0
C	F/0	G/0
D	D/0	E/0
E	F/0	G/1
F	D/0	E/1
G	F/1	G/0

Principles of Computer Architecture by M. Mardocca and V. Heuring © 1999 M. Mardocca and V. Heuring

Sequence Detector State Reduction Table

	A	B	C	D	E	F	G
A	X	x	x	x	x	x	x
B	X	X	x		x	x	x
C	X	X	X	x	x	x	x
D	X	X	X	X	x	x	x
E	X	X	X	X	X	x	x
F	X	X	X	X	X	X	x
G	X	X	X	X	X	X	X

UMBC, CMSC313, Richard Chang <chang@umbc.edu>


Sequence Detector Reduced State Table

Present state \ Input	X	
	0	1
A: A'	B'0	C'0
BD: B'	B'0	D'0
C: C'	E'0	F'0
E: D'	E'0	F'1
F: E'	B'0	D'1
G: F'	E'1	F'0

Principles of Computer Architecture by M. Mardocca and V. Heuring

© 1999 M. Mardocca and V. Heuring

6-State Sequence Detector



UMBC, CMSC 313, Richard Chang <chang@umbc.edu>

B-37 Appendix B - Reduction of Digital Logic

Sequence Detector State Assignment

Present state \ Input	X	
	0	1
$S_2S_1S_0$	$S_2S_1S_0Z$	$S_2S_1S_0Z$
A': 000	001/0	010/0
B': 001	001/0	011/0
C': 010	100/0	101/0
D': 011	100/0	101/1
E': 100	001/0	011/1
F': 101	100/1	101/0

Principles of Computer Architecture by M. Mardocca and V. Heuring © 1999 M. Mardocca and V. Heuring

B-38 Appendix B - Reduction of Digital Logic

Sequence Detector K-Maps

- K-map reduction of next state and output functions for sequence detector.

$S_0 = S_2S_1\bar{X} + S_0X + S_2S_0 + S_1X$

$S_1 = S_2S_1X + S_2S_0X$

$S_2 = S_2S_0 + S_1$

$Z = S_2S_0X + S_1S_0X + S_2S_0\bar{X}$

Principles of Computer Architecture by M. Mardocca and V. Heuring © 1999 M. Mardocca and V. Heuring

Improved Sequence Detector?

- Formulas from the 7-state FSM:
 - $s2' = (\bar{s}0 + x)(s2 + s1 + s0)$
 - $s1' = \bar{s}0x + s0\bar{x} = s0 \text{ xor } x$
 - $s0' = \bar{x}$
 - $z = s2s1x + s2s1\bar{x}$
- Formulas from the 6-state FSM:
 - $s2' = s2s0 + s1$
 - $s1' = \bar{s}2s1x + s2s0x$
 - $s0' = \bar{s}2s1\bar{x} + s0x + s2s0 + s1x$
 - $z = s2s0x + s1s0x + s2s0\bar{x}$

UWBC, CWSC33, Richard Chang <chang@umbc.edu>

Sequence Detector State Assignment

	s2	s1	s0	x	s2'	s1'	s0'	z
0	0	0	0	0	0	1	0	
1	0	0	0	1	0	0	0	
2	0	0	1	0	1	1	0	
3	0	0	1	1	0	0	0	
4	0	1	0	0	1	0	1	0
5	0	1	0	1	1	1	0	0
6	0	1	1	0	0	1	1	0
7	0	1	1	1	0	0	0	0
8	1	0	0	0	1	0	1	0
9	1	0	0	1	1	1	0	1
10	1	0	1	0	0	1	1	0
11	1	0	1	1	0	0	1	1
12	1	1	0	0	1	0	1	1
13	1	1	0	1	1	1	0	0
14	1	1	1	0	d	d	d	d
15	1	1	1	1	d	d	d	d

	s2	s1	s0	x	s2'	s1'	s0'	z
0	0	0	0	0	0	1	0	
1	0	0	0	1	0	0	0	
2	0	0	1	0	0	0	1	0
3	0	0	1	1	0	0	0	
4	0	1	0	0	1	0	1	0
5	0	1	0	1	1	1	0	0
6	0	1	1	0	d	d	d	d
7	0	1	1	1	d	d	d	d
8	1	0	0	0	1	0	1	0
9	1	0	0	1	1	1	0	1
10	1	0	1	0	0	1	1	0
11	1	0	1	1	0	0	1	1
12	1	1	0	0	1	0	1	1
13	1	1	0	1	1	1	0	0
14	1	1	1	0	d	d	d	d
15	1	1	1	1	d	d	d	d

A = 000	E = 100
B = 001	F = 101
C = 010	G = 110
D = 011	

A = 000	E = 100
B/D = 001	F = 101
C = 010	G = 110
D = 011	

UWBC, CMSC313, Richard Chang <chang@umbc.edu>

6-State Sequence Detector

7-state

new 6-state

$s2' = (\overline{s0} + x)(s2 + s1 + s0)$ $s2' = (\overline{s0} + x)(s2 + s1 + s0)$

UWBC, CMSC313, Richard Chang <chang@umbc.edu>

6-State Sequence Detector

7-state

new 6-state

$s1' = \overline{s0}x + s0\overline{x}$ $s1' = \overline{s0}x$

UWBC, CMSC313, Richard Chang <chang@umbc.edu>

6-State Sequence Detector

7-state

	s2 s1		s2	
s0 x	00	01	11	10
00	1	1	1	1
01				
11			d	
10	1	1	d	1

$s0' = \bar{x}$

new 6-state

	s2 s1		s2	
s0 x	00	01	11	10
00	1	1	1	1
01				
11		d	d	
10	1	d	d	1

$s0' = \bar{x}$

UWBC, CMSC313, Richard Chang <chang@umbc.edu>

6-State Sequence Detector

7-state

	s2 s1		s2	
s0 x	00	01	11	10
00			1	
01				1
11		d	1	
10			d	

$z = s2 \bar{s1} x + s2 s1 \bar{x}$

new 6-state

	s2 s1		s2	
s0 x	00	01	11	10
00			1	
01				1
11		d	d	1
10			d	

$z = s2 \bar{s1} x + s2 s1 \bar{x}$

UWBC, CMSC313, Richard Chang <chang@umbc.edu>

Improved Sequence Detector

- **Textbook formulas for the 6-state FSM:**

$$s2' = s2 s0 + s1$$

$$s1' = \bar{s2} \bar{s1} x + s2 \bar{s0} x$$

$$s0' = \bar{s2} \bar{s1} \bar{x} + s0 x + s2 \bar{s0} + s1 x$$

$$z = s2 \bar{s0} x + s1 s0 x + s2 s0 \bar{x}$$

- **New formulas for the 6-state FSM:**

$$s2' = (\bar{s0} + x) (s2 + s1 + s0)$$

$$s1' = \bar{s0} x$$

$$s0' = \bar{x}$$

$$z = s2 \bar{s1} x + s2 s1 \bar{x}$$

UWBC, CMSC313, Richard Chang <chang@umbc.edu>

Choice of Flip-Flop <OPTIONAL>

46

B-47 Appendix B - Reduction of Digital Logic

Excitation Tables

• Each table shows the settings that must be applied at the inputs at time t in order to change the outputs at time $t+1$.

S-R
flip-flop

Q_t	Q_{t+1}	S	R
0	0	0	0
0	1	1	0
1	0	0	1
1	1	0	0

D
flip-flop

Q_t	Q_{t+1}	D
0	0	0
0	1	1
1	0	0
1	1	1

J-K
flip-flop

Q_t	Q_{t+1}	J	K
0	0	0	d
0	1	1	d
1	0	d	1
1	1	d	0

T
flip-flop

Q_t	Q_{t+1}	T
0	0	0
0	1	1
1	0	1
1	1	0

Principles of Computer Architecture by M. Mardocca and V. Heuring © 1999 M. Mardocca and V. Heuring

B-48 Appendix B - Reduction of Digital Logic

Serial Adder

Time 0 4 3 2 1 0
0 1 1 0 0
0 1 1 1 0
C_{in} C_{out}

4 3 2 1 0 Time 0
1 1 0 1 0

No carry state
Carry state

• State transition diagram, state table, and state assignment for a serial adder.

Input		XY			
		00	01	10	11
Present state	A	A/0	A/1	A/1	B/0
	B	A/1	B/0	B/0	B/1
Next state		Output			

Present state (X)	Input		XY			
			00	01	10	11
	J:0	0/0	0/1	0/1	1/0	
J:1	0/1	1/0	1/0	1/1		

Principles of Computer Architecture by M. Mardocca and V. Heuring © 1999 M. Mardocca and V. Heuring

B-49 Appendix B - Reduction of Digital Logic

Serial Adder Next-State Functions

- Truth table showing next-state functions for a serial adder for D, S, R, T, and J-K flip-flops. Shaded functions are used in the example.

Present State			(Set) (Reset)				J	K	Z
X	Y	S _r	D	S	R	T			
0	0	0	0	0	0	0	d	0	
0	0	1	0	0	1	1	d	1	
0	1	0	0	0	0	0	d	1	
0	1	1	1	0	0	0	d	0	
1	0	0	0	0	0	0	d	1	
1	0	1	1	0	0	0	d	0	
1	1	0	1	1	0	1	d	0	
1	1	1	1	0	0	0	d	0	

Principles of Computer Architecture by M. Mardocca and V. Heuring © 1999 M. Mardocca and V. Heuring

B-50 Appendix B - Reduction of Digital Logic

J-K Flip-Flop Serial Adder Circuit

$$J = XY$$

$$K = \bar{X}\bar{Y}$$

$$Z = \bar{X}\bar{Y}S + \bar{X}Y\bar{S} + XY\bar{S} + XY\bar{S}$$

Principles of Computer Architecture by M. Mardocca and V. Heuring © 1999 M. Mardocca and V. Heuring

B-51 Appendix B - Reduction of Digital Logic


D Flip-Flop Serial Adder Circuit

Principles of Computer Architecture by M. Mardocca and V. Heuring © 1999 M. Mardocca and V. Heuring

Consider Flip-Flop Choice in Sequence Detector <OPTIONAL>

52

6-State Sequence Detector



UMBC, CMSC 313, Richard Chang <chang@umbc.edu>

Sequence Detector State Assignment

7-state

	s2	s1	s0	x	s2'	s1'	s0'	z
0	0	0	0	0	0	1	0	
1	0	0	1	0	1	0	0	
2	0	0	1	0	0	1	1	0
3	0	0	1	1	1	0	0	0
4	0	1	0	0	1	0	1	0
5	0	1	0	1	1	1	0	0
6	0	1	1	0	0	1	1	0
7	0	1	1	1	0	0	0	0
8	1	0	0	0	1	0	1	0
9	1	0	0	1	1	0	1	0
10	1	0	1	0	0	1	1	0
11	1	0	1	1	0	0	1	1
12	1	1	0	0	1	0	1	1
13	1	1	0	1	1	1	0	0
14	1	1	1	0	d	d	d	d
15	1	1	1	1	d	d	d	d

A = 000 E = 100
 B = 001 F = 101
 C = 010 G = 110
 D = 011

new 6-state

	s2	s1	s0	x	s2'	s1'	s0'	z
0	0	0	0	0	0	1	0	
1	0	0	1	0	0	1	0	
2	0	0	1	0	0	0	1	0
3	0	0	1	1	1	0	0	0
4	0	1	0	0	1	0	1	0
5	0	1	0	1	1	1	0	0
6	0	1	1	0	d	d	d	d
7	0	1	1	1	d	d	d	d
8	1	0	0	0	1	0	1	0
9	1	0	0	1	1	0	1	0
10	1	0	1	0	0	1	1	0
11	1	0	1	1	0	0	1	1
12	1	1	0	0	1	0	1	1
13	1	1	0	1	1	1	0	0
14	1	1	1	0	d	d	d	d
15	1	1	1	1	d	d	d	d

A = 000 E = 100
 B/D = 001 F = 101
 C = 010 G = 110
 -D = 011


UMBC, CMSC 313, Richard Chang <chang@umbc.edu>

6-State Sequence Detector

	s2	s1	s0	x	s2'	s1'	s0'	x'	j2	k2	j1	k1	j0	k0
0	0	0	0	0	0	0	1	0	d	d	d	d	1	d
1	0	0	0	1	0	1	0	0	0	d	1	d	0	d
2	0	0	1	0	0	0	1	0	0	d	0	d	d	0
3	0	0	1	1	1	0	0	0	1	d	0	d	d	1
4	0	1	0	0	1	0	1	0	1	d	1	1	d	d
5	0	1	0	1	1	1	0	0	1	d	0	0	0	d
6	0	1	1	0	d	d	d	d	d	d	d	d	d	d
7	0	1	1	1	d	d	d	d	d	d	d	d	d	d
8	1	0	0	0	1	0	1	0	0	d	0	d	1	d
9	1	0	0	1	1	1	0	1	d	0	1	d	0	d
10	1	0	1	0	0	1	0	1	d	1	0	d	d	0
11	1	0	1	1	1	0	0	1	d	0	0	d	1	d
12	1	1	0	0	1	0	1	1	d	0	1	1	d	d
13	1	1	0	1	1	1	0	0	d	0	0	0	0	d
14	1	1	1	0	d	d	d	d	d	d	d	d	d	d
15	1	1	1	1	d	d	d	d	d	d	d	d	d	d

UWBC, CMSC313, Richard Chang <chang@umbc.edu>

6-State Sequence Detector




$J2 = s1 + s0 x$

$K2 = s0 \bar{x}$

UWBC, CMSC313, Richard Chang <chang@umbc.edu>

6-State Sequence Detector



$J1 = \bar{s0} x$

$K1 = \bar{x}$

UWBC, CMSC313, Richard Chang <chang@umbc.edu>

