x86 Assembly Language--Subroutines

CMSC 313 Sections 01, 02

Stack Instructions

Stack Instructions

• PUSH op

- the stack pointer ESP is decremented by the size of the operand
- the operand is copied to [ESP]
- POP op
 - the reverse of PUSH
 - [ESP] is copied to the destination operand
 - ESP is incremented by the size of the operand
- 3

Stack Instructions

- Where is the stack?
 - The stack has its own section
 - Linux processes wake up with ESP initialized properly
 - Memory available to the stack set using 'limit'
 - New items are added to the stack from higher to lower memory addresses

"Stack-Speak"

- Two alternative ways to talk about the stack:
 - Some people visualize memory with addresses increasing as you move from top to bottom (of the paper or board); they say: "The stack grows 'upwards', towards smaller addresses" (fits the "stack of plates" metaphor)
 - Others visualize memory with addresses increasing as you move up the board, so they say: "The stack grows 'downwards', toward lower addresses"

5

4

PUSH-P	ush Word or Do	leword Onto the Stack		
Opcode	Instruction	Description		
FF.6	PUSH att 16	Pash el016		
FF.8	PUSH ###32	Push etro2		
50+rm	PUSH/H	Pash r16		
60+#2	PUSH /82	Pash r32		
64.	PUSH inved	Pash invisit		
68	PUSH merd	Push knm16		
68	PUSH aven32	Push icen32		
0E	PUSHICS	Push CS		
16	PUSH 55	Push SS		
10	PUSHDS	Push DS		
08	PUSH EB	Push ES		
0" AD	PUSHITS	Push FS		
OF AB	PUSH GS	Push GS		
and the open	and-size attribute of th	priorit determines the stack pointer size (16 bits or 32 bi e current code segment determines the arround the sta h better. For exemption of these address, and operation		
end the open pointer is de attributes are the 16-581 SP determines t segment des address-size size attribute adjess-size size attribute adjess-size The PUSSI E	and-size attribute of th immented (2 bytes or 32, the 32-bit ESP register register is decommented by stack's address-size riptor, along with per- attribute of the source or attribute of the source or is 32 can result in a m development boundary). SP instruction packes it	c extreme code segment determines the ameter the st bytes). For example, if these address and openands are (stack pointer) is decremented by 4 and, if they are by 2. The B flag in the stack segment's segment descript antibute, and the D flag in the corrent code segmen fines, determines the operand-itse stuthest and also sprand.) Publing a 16-bit operand when the stack addre failingted the stack pointer flut is to be acade pointer 05 in solution of the ESP register as it axisted before the instr- te.		
and the oper pointer is do attributes are the 16-bit SP determines it sedeness-size size attribute aligned on a The PUSH E tion was cer register is ins- operand is to:	ind-size attribute of the connected Q Ed bytes or 32, the 32-bit ESP regi- register is decommented to stack's address-size origon, along with pre- desithetic of the source or is 32 cuto result in a un- desithetword boundary). SP instruction passless fi- consol. These, if a PUSS of an a lower engister for- empaned before the ESP	c errors code segment determines the amenut the sub- prise.] For example, if these address and openal- shorts () are subjecter) is decremented by a and, if they are by (). The B Thigs is the track supports stepsized aberry from, discretions, the openate size authous and the subject of the stark pointer size and the track address indigened the table pointer (that is, the stark pointer is in voluce of the ESP register as it accisted before the insta- t source of the tESP register as its existed before the insta- t source of the tESP register as its existed before the insta- t source of the tESP register as its existed before the insta- t source of the tESP register as its head source of the table in tracection uses as mentroy operated in which the E composing the operand address, the efficiency address of regifter is docremented.		
and the open pointer is do attributes are the 16-bit SP determines T size attribute aligned on a The PUSH E tion was ever register is un operand is or In the real-size	end-size attribute of the attributed (2 bytes or 32, the 32-bit ESP register is decremented to stack's address-size register is decremented to stack's address-size register, along with pre- attribute of the source or attribute of the source or the 32 can result in a m deablew well boundary). SP instruction paskes of coned. Thes, if a PUS of an a bear register for- mpaned before the ESP	is curve code segment detenmines the amerant the set press, For example, if these address and openal- short (stars appointer) is decremented by 3 and, if they are interfeasing appointer) is decremented by 3 and, if they are all them and the D hag in the curves code segment fines, decrements the operated size anthese and abo- mitten and the D hag in the curves code segment fines, decrements the operated size anthese and abo- ne curves and the size of the size and the stars and handling of the stark pointer than is, the stark of the size is all curves and the size of the size of the size of the H nonzeroten sears a memory operated in which the size H nonzeroten address, the effective address of		
and the open pointer is do attributes are the 16-bit SP determiner 1 addressesize size attribute aligned on a The PUSHE to thon was exe register is no openand is co In the resolute the processor condition.	end-size attribute of the attributed (2 bytes or 32, the 32-bit ESP register is decremented to stack's address-size register is decremented to stack's address-size register, along with pre- attribute of the source or attribute of the source or the 32 can result in a m deablew well boundary). SP instruction paskes of coned. Thes, if a PUS of an a bear register for- mpaned before the ESP	To error tool segment determines the amount the set by the two sets of the set of the s		
and the open pointer is do attributes used determines T segment des addressing the segment des addressing addressing the addressing addressing the addressing addressing the point is or openant in co In the monitoria the processor condition. MA22 Archit Fur HA32 pr ST register sidessand	net-size attribute of the semanted (2 bytes or 22, the 32-bit (SP) register register is discumented to the stack's address-size attribute of the sources is 32 can result in an attribute of the sources is 32 can result in an count. Thus, if a PUS of an above nighter (in: count. Thus, if a PUS discussed by the the ISP discussed by the the ISP thetes down due to a las beckure Compatibility beckure Compatibility beckure Sources the the inter- ing attribute the intering the sources of the the intering the intering the intering the inter- section beckure the intering the intering the intering the inter- section beckure the intering the intering the intering intering the intering the intering the intering the intering the intering the intering the intering the intering the intering the intering the intering the intering the inte	To error tool segment determines the amount the set by the two sets of the set of the s		
and the open pointer is do distributes are determined. T addressing of the addressing of the register of t	net-size attribute of the semanted (2 bytes or 22, the 32-bit (SP) register register is discumented to the stack's address-size attribute of the sources is 32 can result in an attribute of the sources is 32 can result in an count. Thus, if a PUS of an above nighter (in: count. Thus, if a PUS discussed by the the ISP discussed by the the ISP thetes down due to a las beckure Compatibility beckure Compatibility beckure Sources the the inter- ing attribute the intering the sources of the the intering the intering the intering the inter- section beckure the intering the intering the intering the inter- section beckure the intering the intering the intering intering the intering the intering the intering the intering the intering the intering the intering the intering the intering the intering the intering the intering the inte	The contrast of the segment distribution is the mount the star of the segment distribution of the segment distribution of the segment distribution of the segment distribution of the segment distribution of the segment distribution of the segment distribution of the segment distribution in the segment distribution of the segment distribution in the segment distribution of the segment distribution is a star of the segment distribution of the segment distribution is a star of the segment distribution of the segment distribution is a star of the segment distribution of the segment distribution is a star of the segment distribution of the segment distribution of the segment distribution of the segment distribution of the set of the star distribution of the segment distribution of the distribution of the segment distribution of the segment distribution of the star distribution of the segment distribution of the segment distribution of the segment distribution of the segment distribution of the star distribution of the segment distribution of the segment distribution of the segment distribution of the segment distribution of the distribution of the segment distribution of the segment distribut		
and the oper pointure is do attributes are determined. It is a determined in the second attributes are size attribute aligned on a The PISHE E tool was exe registrate is un operand is ce in the mode-at- the presence condition. A-32 Archi Fron L4-32 pre ESP registre Start attribute	net-size attribute of the semanted (2 bytes or 22, the 32-bit (SP) register register is discumented to the stack's address-size attribute of the sources is 32 can result in an attribute of the sources is 32 can result in an count. Thus, if a PUS of an above nighter (in: count. Thus, if a PUS discussed by the the ISP discussed by the the ISP thetes down due to a las beckure Compatibility beckure Compatibility beckure Sources the the inter- ing attribute the intering the sources of the the intering the intering the intering the inter- section beckure the intering the intering the intering the inter- section beckure the intering the intering the intering intering the intering the intering the intering the intering the intering the intering the intering the intering the intering the intering the intering the intering the inte	The contrast of the segment distribution is the mount the star of the segment distribution of the segment distribution of the segment distribution of the segment distribution of the segment distribution of the segment distribution of the segment distribution of the segment distribution in the segment distribution of the segment distribution in the segment distribution of the segment distribution is a star of the segment distribution of the segment distribution is a star of the segment distribution of the segment distribution is a star of the segment distribution of the segment distribution is a star of the segment distribution of the segment distribution of the segment distribution of the segment distribution of the set of the star distribution of the segment distribution of the distribution of the segment distribution of the segment distribution of the star distribution of the segment distribution of the segment distribution of the segment distribution of the segment distribution of the star distribution of the segment distribution of the segment distribution of the segment distribution of the segment distribution of the distribution of the segment distribution of the segment distribut		




	int _e l.	INSTRUCTION SET REFERENCE	
	PUSH-Pus	h Word or Doubleword Onto the Stack (Continued)	
	Operation		
	SEE ELSE (* ESP FR ELEE (* ShackAd IF OperandS) THEN SS SS SS SS SP	$\begin{array}{rcl} & 32\\ & & & \\ &$	
	Protected Mod #GP(8)	If a memory operand effective address is outside the CS, DS, ES, FS, or	
		GS segment limit. If the DS, ES, FS, or GS register is used to access memory and it contains a null segment selector.	
	#55(0)	If a memory operand effective address is outside the SS segment limit.	
	#PF(fault-code)	If a page fault occurs.	
	#AC(0)	If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.	
	Real-Address	Mode Exceptions	
	¢GP	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.	
7			
		3461	




int _{el} .		INSTRUCTION SET REFERENCE	
POP-Po	p a Value from t	the Stack	
Opcode aF.(b)	Instruction	Description	
85.0	POP m18 POP m37	Pop top of stack into m10, increment stack pointer Pop top of stack into m32, increment stack porter	
50 m	POP HILE	Pop top of stack into AS2, incomment stack pointer Pop top of stack into AS2, incomment stack pointer	
53+ 10	POP (82	Pop top of stack into /10, incoverent stack porter	
15	POP DS	Pee top of stack into DS, increment stack conter	
07	POPES	Pop top of atent into ES: increment stack pointer	
17	POP SS	Position of stack into SS: increment stack pointer	
OF AT	POP FS	Papitop of stack into FS: increment stack pointer	
OF AD	POP GS	Pop-lop-of atack into GS ; increment stack pointer	
Description			
and then incre memory local The address-s bitsthe rous mines the arm address- and memod by 4 a stack segment in the current	ments the stack points ion, or segment regie ize antibute of the an receative stack, pointe operand-size attribut and, if they are 16, th 's segment descriptor code segment's segment	ack segment determines the stack pointer size (16 bits or the operand-size attribute of the current code segment de r intermented (2 bytes or 4 bytes). For occurpt, if the est are 32, the 32-bit ESP register (stack pointer) is its of beb SP register (stack pointer) at the D flag in determines the stack's address-size attribute, and the D for determines the stack's address-size attribute, and the set	
If the destinat into the regist into a segment segment selec	ion operand is one of a ermost be a valid segn nt register automatics for to be foaded into	size attribute of the destination operand.) the agreent registers DS, ES, FS, GS, et al. (b) and ment selector. In protected mode, popping a segment selec- ably causes the descriptor information associated with the hidden (shadow) part of the segment register and caus maintor to be validated size the "Oberstain" section belo	
A null value (general protect sponding seg-	0000-0003) may be p ction fault. However, i ment register is loads	segged into the DS, ES, FS, or GS register without causing any subsequent attempt to reference a sequenti whitse con- ed with a null value causes a general protection except reference occurs and the saved value of the segment regis	
	ruction cannot pop a RET instruction.	value into the CS register. To load the CS register from t	
POP instructi register. For th	ion compates the effi he case of a 16-bit sta	register for addressing a dostination operand in memory, t corise address of the operand after it increments the E ck where ESP wraps to this as a result of the POP instructio y write is processor-family-specific.	







	int _e l.	INSTRUCTION SET REFERENCE
	POP-Pop a Value from t	the Stack (Continued)
	n. (1) A segment analysis of the segment analysis of	In candida compositor facilita menta Menta Candida da Sergiore E al os al anter el Inter And Sendero C: Inter And Sendero C: and E al Sendero C: and E al Sendero C: and E al Sendero C: and A sendero C: and Sender
	Flags Affected	
	None.	
	Protected Mode Exceptions	
		nade to lead SS register with null segment selector.
		tion operand is in a nonvertable segment. orecand effective address is outside the CS, DS, ES, FS, or
	GS segment l	
10		
		3-001



Subroutine Instructions

• CALL label

- Used to call a subroutine
- PUSHes the instruction pointer (EIP) on the stack
- jump to the label
- does NOTHING else
- RET
 - reverse of CALL
 - POPs the instruction pointer (EIP) off the stack
 - execution proceeds from the instruction after the CALL instruction
- · Parameters?

12

INSTRUCTIO	N SET REFERENCE	int _e l.	
CALL—Call Procedure			
Opcode	Instruction	Description	
E8 per	CALL mite	Call near, relative, displacement relative to next instruction	
EB of	CALL (H022	Call near, relative, displacement relative to next instruction	
77.02	CALL etent#	Call near, absolute indirect, address given in chrift	
FF.Q	CALL rm32	Call rear, absolute indirect, address given in circ32	
94.05	CALL parts 16	Call far, absolute, address given in operand	
9A (p)	CALL pH16.37	Call fat, absolute, address given in operand	
FF./3	CALL mits 16	Call far; absolute indirect, address given in m16.16	
FF.I3	CALL mite 32	Call far, absolute indirect, address given in m16.32	
Description			
dand) specifie the first instru	d with the destination i	 on the stack and branches to the procedure (called proc large) opened. The target opened specifies the address codare. This operand can be an immediate value, a genera on. 	
This instruction	m can be used to exce	ate four different types of calls:	
		re within the current code segment (the segment current ometimes referred to as an intrasegment call,	
 Far call- segment. 	A call to a procedu sometimes referred to	re located in a different segment than the current co as an intersegment call.	
		far cell to a procedure in a segment at a different privile securing program or procedure.	
		tare located in a different task.	
The latter two protected mod the 14-32 force on near, far, a drehiteetwe	o call types (inter-priv le. See the section title 1 Architecture Softwars ad inter-privilege-leve	Hege-Irvel call and task switch) can only be executed d=Colling Procedures Using Call and RET* in Chapter 6- e Developer 5 Massail, Educer 1, for additional information (calls, See Chapter 6, Task Managassist, in the 14-32 Int Massail, Tokyow J, for information on performing tays)	
(which contain use later as a current code to absolute offse relative offset the EIP regis	in the offset of the irra return-instruction pe- egment specified with it in the code segment (a signed displaceme	r all, the procession packets the value of the EFP region matrix following the CALL investments must be usual (f inter). The processor then transitions to the values (in inter). The processor then transitions to the values of on- the target operation. The target operating specifies either a tithat is an offstet from the base of the only argument to relative to the varient value of the instruction painter the instruction following the CALL instruction). The C	
3.00			

	int _e l.	INSTRUCTION SET REFERENCE	
	CALL-Call Procedure (Co	intinued)	
	For a near call, an absolute offset is specified indirectly in a general-purpose regions or a memory security (<i>w</i>) of or <i>w</i>). This repensals is an indired determine the site of the target operand [16 et 2] bits). Absolute offsets are based affectly into the EP regions: If the operand- metor interaction proteins (<i>w</i>) of <i>w</i> (<i>w</i>) and <i>w</i> (<i>w</i>) of <i>w</i>) and <i>w</i> (<i>w</i>) are also and <i>w</i> (<i>w</i>) and <i>w</i> (<i>w</i>) are also an <i>w</i> (<i>w</i>) and <i>w</i> (<i>w</i>) are also also an <i>w</i> (<i>w</i>) and <i>w</i> (<i>w</i>) are also also also also also also also also		
	machine code level, it is encoded as a	merally specified as a labet in assembly code, but at the signed, 16 or 32-bit immediancyahar. This value in added its absolute offsets, the operand-size antibute determines 2 bits).	
	addees or virtual-R06 mide, the pr registers onto the stack for see as an er- heranch" to the code segment and off date. Here the target optimal specific (ger/h (h or gar/h (h or gar/h (h or gar/h (h or gar/h (h or gar/h (h or gar/h (h or gar/h (h or gar/h (h or gar/h (h or gar/h (h or gar/h (h or gar/h (h or h)) in indicate method, the segment and off using a 4-byte (16-bit optimal size) on the indicate method, the target optimal optimal size) or h byte (32-bit optimal the size of the offset (16 or 2) bits) or	What LeBB Mode. When executing a fee call is mul- terior product the correspondence of the second product and DP multiple second product the product and DP multiple second product and DP multiple second product and with a multiple second product and product and the second product product and product and product and the second product product and product and product and product and product product product and product and product product and product product product product product product product product product product product product product product product product product product p	
	Far Calls in Protected Mode, Wh instruction can be used to perform the	in the processor is operating in protected mode, the CALL following three types of the calls:	
	Far call to the same privilege lev Far call to a different privilege le Task switch (for call to another ta	el. «el (inter-privilege level call).	
	In protected mode, the processor als access the corresponding descriptor in	on says uses the segment selector part of the far address to the GDT or LDT. The descriptor type (code segment, call this determine the type of call aperation to be performed.	
	level is performed. (If the selected or regiment is non-conforming, a general privilege iroc in protected mode is we mode. The sager operand specifies (part/6.16 or performed) or indirectly we size attribute determines the size of 1	supports. A fee calls as note support of the invest privilege does except in a single different privilege beam after code pretection exception is generated.) A for call so the same symitatic source cancel on it multi-Addees or visual-3086 an absolute for address: effort effectly with a potter transformer of the state of the state of the state of the source of the state of the state of the state of the state of the state of the state of the state of the leaded into CS register, and the offset from the instruction	
14			
		3.19	


	INSTRUCTION SET REFERENCE	int _e l.	
	CALL—Call Procedure (Continued) TARK don't: File State (Char et Re, File State (Char et Re, File State (Char et Re, File State (Char et Re, File State (Char et Re, State (Char File State (Char)) File State (Char) File State (Char)	oper,	
	FTSS description part for TSS is bury (in THE ARO/PTSS selectors); FTSS not growner TTSS not growner TTSS not growner TTSS Not Compared to TSS; FEIP For at which code segment time TTSEN RECTOR; ERD;	under 6 bills set to 00001)	
	TAGE 4714TE SECURATI #1518 EFC. CTIL, or MPL OILTSS description indicates TSS not evaluate TENS 4074TSS alked processing #1558 in and prevent TENS mOTO standards proceedings to StartCh-1240000 proceed into #1000 criterio code proceed into FEEL #001000		
	Flags Affected All flags are affected if a task switch occurs; no flags are	affected if a task switch does not occur.	
15			
	3-60		




int _e l.		INSTRUCTION SET REFERENCE		
RET-Ret	urn from Proce	cedure		
Opcode G3	Instruction RET	Description Near retain to calling procedure		
C8 C2 III	RET RET (revold	Far return to balling procedure Near return to calling procedure and pop.imm/10 bytes from stack		
GA.W	RET Jewind	Far return to calling procedure and pop imm14 bytes from stack		
Description				
usually placed	ram control to a retu on the stack by a CA UL instruction.	ern address located on the top of the stack. The address LLL instruction, and the return is made to the instruction the		
address is pop stack that wen the CALL itst count to acces	red; the default is not e passed to the called ruction used to swite is the new procedure	lies the number of stack bytes to be roleoued after the return nr. This operand can be used to mbase parameters from the procedure and are to lenger needed. It must be used whe h to a new procedure uses a call gate with a net-zero were n. Here, the source operand for the RET instruction mus- tion specified in the word centra field of the call gate.		
The RET instr	uction can be used to	o execute three different types of returns:		
		ing procedure within the current code segment (the segmen register), sometimes referred to as an intrasegment return.		
		ig procedure located in a different segment than the current red to as an intersegment return.		
	loge-level for return- sociating program or	 A far rotum to a different privilege level that that of th procedure. 		
titled "Calling	Procedures Using C foper's Monual, Fish	e can only be executed in protected mode. See the section (all and REIT' in Chapter 6 of the 18-32 load Architecture one 7, for detailed information on near, far, and inter-priv-		
top of the stack	ig a near return, the p imo the EIP register r is unchanged.	rocussor pops the rotum instruction pointer (offset) from th and begins program execution at the new instruction pointe		
stack into the I	EIP register, then pop moressor then begin	scensor pops the return instruction pointer from the top of the st the segment solector from the top of the stack into the C a program execution in the new code segment at the new		
		347		


	INSTRUCTION SET REFERENCE	int _e l.
	RET-Return from Procedure (Continued)	
	The mechanics of an inter-privilege-level far return are similar that the processor examines the privilege levels and access of the being metanod to determine if the control transfer is allowed to GS segment registers are cleased by the RET instruction during they refer to segments that are not allowed to be accessed of static writch have occurs on an inter-privilege level return, the from the stack.	is of the code and stack segments a be made. The DS, ES, FS, and an inter-privilege-level return if the new privilege level. Since a
	If parameters are passed to the called procedure during an inter- source operand must be used with the RET instruction to relia Here, the parameters are relianced both from the called procedu dure's stack (that is, the stack being returned to).	use the parameters on the return.
	Operation	
	("Marrison") ("A service") ("Constraints") ("Constra	EN 80 P(0; F); m 80x8 *)
	(* Real-address mode or who 4.5056 mode *) IF (IPE 0) DR (PE 1 AND VM 1)) AND instruction for THEN;	e naturn
17		
	3.678	725


	int _e l.	INSTRUCTION SET REFERENCE
	RET-Return	from Procedure (Continued)
	ELSE (* 0	perandSize#16 *)
	EP	Pop(). EIP AND 0000FFFFH:
		Pop() (* 16-bit pop: segment descriptor information also loaded *)
		PL) CPL: ESP + SRC: (* release parameters from called procedure's stack *)
		ESP + SPRC, (* remaine parameters from called procedure s stack *) ESP Pop();
	bernpit	SS Pop(); (* 15-bit pop; segment descriptor information also loaded *)
	(* 90) ESP	gment descriptor information also loaded *) tempt SP:
		sampS3
	FI; EOB ands of a	earsent register (ES, FS, GS, and DS)
	DO,	
	IF set	pment register points to data or non-conforming code segment CPL > segment descriptor DPL (* DPL in hidden part of segment register *)
		HEN (* segment register invalid *)
	R	SegmentSelector 0; (" null segment selector ")
	CD:	
	For each of E1 DO	LFS. GS. and DS
	IF segment	It selector index is not within descriptor table limits
		igment descriptor indicates the segment is not a data or adable code segment
		tedatore code segment the segment is a data or non-conforming code segment and the segment
		isscriptor's DPL < CPL or RPL of code segment's segment selector
		HEN segment selector register null selector;
	00;	
	ESP ESP +	SRC. (" release parameters from calling procedure's stack ")
	Flags Affected	
	None.	
	Protected Mode	Exceptions
	#GP(B)	If the return code or stack segment selector null,
		If the return instruction pointer is not within the return code seament limit
	(GPUselector)	If the RPL of the return code segment selector is less then the CPL.
		If the return code or stack segment selector index is not within its
		descriptor table limits.
		If the return code segment descriptor does not indicate a code segment.
18		
		3481












7





	÷	recursi le of su	ve.asm broutines in assembly le	ing	runge.
	%define	SYSCALL	EXIT 1 WRITE 4		
		SECTION	.data	7	initialized data section
	msgl: string	db "Sel	lo World", 10, 0	1	C-style \0 terminated
	msg2:	db 10,	"Good-bye, blue sky", 10	ο,	0
	ohar :	dib 0, 0		7	single char followed by \(
		SECTION global	.text _start		Code mection. let loader see entry point
	_start: pstart:	пор			Entry point. address for gdb
			print	,	print first string
		call	al, '5' recurse		
		call	eax, mng2 print	1	print second string
	pexit:	; final ; mov			exit function
	poste.	mov int	ebx, 0 080h	1	exit code, 0=normal ask kernel to take over
23					

