# x86 Assembly Language III

CMSC 313 Sections 01, 02

# i386 Instruction Overview

#### i386 Instruction Set Overview

- General Purpose Instructions
   works with data in the general purpose registers
- Floating Point Instructions
  - floating point arithmetic
  - data stored in separate floating point registers
- Single Instruction Multiple Data (SIMD)
  - Extensions
  - MMX, SSE, SSE2

3

2

- System Instructions
  - Sets up control registers at boot time

UMBC, CMSC313, Richard Chang <chang@umbc.edu>

	INSTRUCTION SET SU	MMARY	int <sub>e</sub> l.
	5.1. GENERAL	PURPOSE INSTRUCTIONS	
	and uring operations the to run on 1A-32 process registers (EAX, EBX, E also operate on address) segment registers (CS, following subgroups: d	medions perform basic data movement, and programment constraintly use to write apply CK. EDX. EDL SES. EEP, and ESP and in information contained in network, the group and transfer, binary integer arithmetic, decis it and byte operations, program control, s mineral lanceus.	kation and system software oney, in the general-purpose the EFLAGS regione: They al-purpose registers, and the di sortnations includes the mal arithmetic, logic opena-
	5.1.1. Data Tra	nsfer Instructions	
		tions move data between memory and the g form specific operations such as condition	
	MOV	Move data between general-purpose to memory and general-purpose or segment to general-purpose negisters.	
	CMOVE/CMOVZ	Conditional move if equal/Conditional n	nove if ano
	CMOVNE/CMOVNZ	Conditional move if not equal/Condition	al move if not zero
	CMOVA/CMOVNBE	Conditional move if above/Conditional or equal	move if not below
	CMOVAE/CMOVNB	Conditional move if above or equal/Cen not below	ditiexal mova if
	CMOVB/CMOVNAE	Conditional move if below/Conditional or equal	nove if not above
	CMOVBE/CMOVNA	Conditional move if below or equal/Con not above	ditional move if
	CMOVG/CMOVNLE	Conditional move if greater/Conditional or equal	move if not less
	CMOVGE/CMOVNL	Conditional move if greater or equal/Co not less	nditional move if
	CMOVL/CMOVNGE	Conditional move if less Conditional mo or equal	ive if not greater
	CMOVLE/CMOVNG	Conditional move if less or equal/Condi- not greater	tional move if
	CMOVC	Conditional move if carry	
4			
	5-2		

	int <sub>e</sub> l.	INSTRUCTION SET SUMMARY
	CMOVINC	Conditional move if not carry
	CMOVO	Conditional move if overflow
	CMOVNO	Conditional move if not overflow
	CMOVS	Conditional move if sign (negative)
	CMOWNS	Conditional move if not sign (non-negative)
	CMOVP/CMOVPE.	Conditional move if parity/Conditional move if parity even
	CMOWNPICMOVPO	Conditional move if not parity/Conditional move if parity odd
	XCHG	Exchange
	BSWAP	Byte swap
	XADD	Excharge and add
	CMPECHG	Compare and exchange
	CMPXCHG4B	Compare and exchange 8 bytes
	PUSH	Push omo stack
	POP	Pup off of stack
	PUSHAPUSHAD	Push general-purpose registers onto stack
	POPA POPAD	Pup general-purpose registers from stack
	IN	Read from a port
	OUT	Write to a port
	CWD/CDQ	Convert wend to doubleword Convert doubleword to quadword
	CBW/CWDE	Convert byte to word/Convert word to doubleword in EAX register
	MOVSX	Move and sign extend
	MOVZX	Move and zero extend
	5.1.2. Binary A	Arithmetic Instructions
	The binary arithmetic in doubleword imegers for	istructions perform basic binary integer computations on byte, word, and cated in memory and/or the general purpose registers.
	ADD	Integer add
	ADC	Add with carry
	SUB	Subtract
	SBB	Subtract with borrow
	IMUL	Signed multiply
5		

	INSTRUCTION	set summary intel.
	MUL	Unsigned multiply
	IDIV	Signed divide
	DIV	Unsigned divide
	INC	Increment
	DEC	Decrement
	NEG	Negate
	CMP	Compare
	5.1.3. Dec	simal Arithmetic
	The decimal arith data.	imetic instructions perform decimal arithmetic on binary coded decimal (BCD)
	DAA	Decinal adjust after addition
	DAS	Decimal adjust after subtraction
	AAA	ASCII adjust after addition
	AAS	ASCII adjust after subtraction
	AAM	ASCII adjust after multiplication
	AAD	ASCII adjust before division
	5.1.4. Log	gical Instructions
	The logical instr word, and clouble	actions perform basic AND, OR, XOR, and NOT logical operations on byte, event) values,
	AND	Perform hitwise logical AND
	OR	Perform biowise logical OR
	XOR	Perform bitwise logical exclusive OR
	NOT	Perform bitwise logical NOT
	5.1.5. Shi	ft and Rotate Instructions
	The shift and not	ate instructions shift and rotate the bits in word and doubleward operands
	SAR	Shift arithmetic right
	SHR	Shift logical right
	SAL/SHL	Shift arithmetic left/Shift legical left
6		
	5.4	



	int <sub>e</sub> l.	INSTRUCTION SET SUMMARY
	SHRD	Shift right double
	SHLD	Shift kft double
	ROR	Retate risks
	ROL	Rataty left
	RCR	Rotate through carry right
	RCL	Rotate through carry left
	5.1.6. Bit and B	yte Instructions
	The bit and instructions to	at and modify individual bits in the bits in word and deableword oper- ns set the value of a type operand to indicate the stams of flags in the
	BT	Bit test
	BTS	Bit test and set
	BTR	Bit test and reset
	BTC	Bit test and complement
	BSF	Bit scan forward
	BSR	Bit scan reverse
	SETESETZ	Set byte if equal/Set byte if zero
	SETNE SETNZ	Set byte if not equal/Set byte if not zero
	SETA SETNBE	Set byte if above/Set byte if not below or equal
	SETAE SETNB SETNC	Set byte if above or equal/Set byte if not below/Set byte if not carry
	SETB-SETNAE SETC	Set byte if below/Set byte if not above or equal/Set byte if carry
	SETBESETNA	Set byte if below or equal/Set byte if not above
	SETGISETNLE	Set byte if greater/Set byte if not less or equal
	SETGE SETNL	Set byte if greater or equal. Set byte if not less
	SETL/SETNGE	Set byte if less Set byte if not greater or equal
1	SETLEISETING	Set byte if less or equal Set byte if not gnater
	SETS	Set byte if sign (negative)
1	SETNS	Set byte if not sign (non-negative)
	SETO	Set byte if overflow
7		
1		54

	INSTRUCTION SET	summary intel.
	SETNO	Set byte if not overflow
	SETPE/SETP	Set byte if parity even/Set byte if parity
	SETPO/SETNP	Set byte if parity odd/Set byte if not parity
	TEST	Logical compare
	5.1.7. Contro	I Transfer Instructions
	The control transfer is ations to control prog	sstructions provide jump, conditional jump, loop, and call and return oper- rum flow.
	JMP	Jump
	JUST	Jump if equal/Jump if zero
	INEINZ	Jump if not equal Jump if not zero
	JA (INBE	Jump if above/Jump if not below or equal
	JAE INB	Jump if above or equal/Jump if not below
	JBUNAE	Jump if below/Jump if not above or equal
	JBEINA	Jump if below or equal/Jump if not above
	JG ONLE	Jump if greater/Jump if not less or equal
	JOE/INL	Jump if greater or equal/Jump if not less.
	JL/INGE	Jump if less/Jump if not greater or equal
	JLEIING	Jump if less or equal/Jump if not greater
	JC	Jump if carry
	INC	Jump if not carry
	30	Jump if everflow
	JNO	Jump if not overflow
	JS	Jump if sign (negative)
	JNS	Jump (f not sign (non-negative)
	JPO(INP	Jump if parity odd Jump if not parity
	The the	Jump if parity even/Jump if parity
	JCXZ JECXZ	Jump register CX zero/Jump register ECX zero
	LOOP	Loop with ECX counter
	LOOPZ/LOOPE	Loop with ECX and zero Loop with ECX and equal
	LOOPNZ/LOOPNE	Leop with ECX and net zero/Leop with ECX and not equal
8		

	int <sub>e</sub> l.	INSTRUCTION SET SUMMARY
	CALL	Call procedure
	RET	Return
	IRET	Return from Interrupt
	INT	Seftware interrupt
	INTO	Interrupt on overflow
	BOUND	Detect value out of nange
	ENTER	High-level procedure entry
	LEANE	High-level procedure exit
	5.1.8. String	Instructions
	The string instruction memory.	ns operate on strings of bytes, allowing them to be moved to and from
	MOVSMOVSB	Move string Move byte string
	MOVSMOVSW	Move string Move word string
	MOVSMOVSD	Move string/Move doubleword string
	CMPS/CMPSB	Compare string/Compare byte string
	CMPS/CMPSW	Compare string Compare word string.
	CMPS/CMPSD	Compare string/Compare doubleword string
	SCAS/SCASB	Scan string/Scan byte string
	SCASISCASW	Scan string Scan word string
	SCASISCASD	Scan string Scan doubleword string
	LODS/LODSB	Load string Load byte string
	LODSLODSW	Load string Load word string
	LODSTLODSD	Load string Load doubleword string
	STOS STOSB	Store string:Store byte string.
	STOS/STOSW	Store string Store word string
	STOS/STOSD	Store string Store doubleword string
	REP	Repeat while ECX not zero
	REPEREPZ	Repeat while equal Repeat while zero
	REPNE REPNZ	Repeat while not equal Repeat while not zero
	INSTNSB	Input string from post Input byte string from post
9		
		57



	INSTRUCTION SET	summary intel.
	INSINSW	lepst string from part/repst word string from port
	INSTING	Input string from port/Input doubleword string from port
	OUTSOUTSB	Output string to post Output byte string to port
	OUTSIOUTSW	Output string to port/Output word string to port
	OUTSIOUTSD	Output string to part Output doubleword string to part
	5.1.9. Flag C	ontrol Instructions
	The flag control instru	actions operate on the flags in the EFLAGS register.
	STC	Set carry flag
	CLC	Clear the carry flag
	CMC	Complement the carry flag
	CLD	Clear the direction flag
	STD	Set direction flag
	LAHF	Loud flags into All register
	SAHF	Store AH register into flags
	PUSHEPUSHED	Push EFLAGS onto stack
	POPEPOPED	Pop EFLAGS from stack
	STI	Set intempt flag
	CLI	Clear the interrupt flag
	5.1.10. Segme	nt Register Instructions
	The segment register segment registers.	instructions allow far pointers (segment addresses) to be loaded into the
	LDS	Load far pointer using DS
	LES	Load far pointer using ES
	LFS	Load far pointer using FS
	LOS	Load far pointer using GS
	1.55	Load far pointer using SS
10		
10		
	5.0	


int <sub>e</sub> l.	INSTRUCTION SET SUMMARY
5.1.11. Miscel	llaneous Instructions
	isstructions provide such functions as leading an effective address, ution," and retrieving processor identification information.
LEA	Load effective address
NOP	No operation
UD2	Undefined instruction
XLAUXLATB	Table lookup translation
CPUID	Processor Identification
5.2. X87 FPU	INSTRUCTIONS
	tions are executed by the processor's x87 FPU. These instructions operate type, and binary-coded docimal (BCD) operands.
5.2.1. Data T	ransfer
	tractions move floating-point, integer, and BCD values between memory gisters. They also perform conditional move operations on Doating-point
FLD	Load floating-point value
FST	Store floating-point value
FSTP	Store floating-point value and pop
FILD	Load integer
FIST	Store integer
FISTP	Store integer and pop
FBLD	Lond BCD
FBSTP	Store BCD and pop
FXCH	Exchange registers
FCMOVE	Floating-point conditional move if equal
FCMOVNE	Floating-point conditional move if not equal
FCMOVB	Floating-point conditional move if below
FCMOVB	Floating-point conditional move if below Floating-point conditional move if below or equal

### **Common Instructions**

- Basic Instructions
  - ADD, SUB, INC, DEC, MOV, NOP
- Branching Instructions
- JMP, CMP, Jcc
- More Arithmetic Instructions
   NEG, MUL, IMUL, DIV, IDIV
- Logical (bit manipulation) Instructions
  - AND, OR, NOT, SHL, SHR, SAL, SAR, ROL, ROR, RCL, RCR


JMBC, CMSC313, Richard Chang

- Subroutine Instructions
- <sup>12</sup> PUSH, POP, CALL, RET

# READ THE FRIENDLY MANUAL (RTFM)

- Best Source: Intel Instruction Set Reference
  - Available off the course web page in PDF
  - Download it, you'll need it
- Other sources:
  - Appendix A of Assembly Language Step-by-Step
- Questions to ask:
  - Basic function? (e.g., adds two numbers)
  - Addressing modes supported? (e.g., register to register)
  - Side effects? (e.g., OF modified)
- 13
- UMBC, CMSC313, Richard Chang @umbc.edu>

	tel.	INSTRUCTION SET REFERENCE
AD	D—Add	
	ode Instruction	Description
04		Add imm8 to AL
05		Add imm16 to AX
05		Add imm02 to EAX
80		Add immit to nim8
81		Add imm16 to rim16
81.		Add imm32 to stm32
831		Add sign-extended imm8 to nm16
83		Add sign-extended imm8 to nm32
00		Add all to rimit
01		Add r16 to r/m16
01		Add r32 to Am32
02		Add rited to r8
03	ADD r16,rim16	Add nim 16 to r16
03	ADD r32,rim32	Add rim32 to r32
Des	cription	
Add the r locat two an op The	the first operand (destination op esult in the destination operand on; the source operand can be a memory operands cunnot be use errand, it is sign-extended to the ADD instruction performs into	I. The destination operand can be a register or a memory an immediate, a register, or a memory location. (However d in one immediate, aregister, or a memory location. (However Aught of the destination operand format.) ger addition. It evaluates the result for both signed and
Add the r locat two an op The uniti signs	the first operand (destination operand coult in the destination operand ion; the source operand can be in netrocy operands cannot be use erand, it is sign-extended to the ADD instruction performs into and integer operands and sets of or unsigned result, respective	per addition. It evaluates the result for both signed an the OF and CF flags to indicate a carry (overflow) in the ly. The SF flag indicates the sign of the signed result.
Add the r locat two an op The uniti sign	the first operand (destination operand or; the source operand can be memory operands cannot be use renand; it is sign-extended to the ADD instruction performs inte ned singer operands and sets; do runsigned result, respective instruction can be used with a 1	1. The destination operand can be a register or a memory an immediate, a register, or a memory location. (However in one instruction.) When an immediate value is used a length of the destination operand format. ger addition. It evaluates the result for both signed an the OF and CF lags to indicate a carry (overflow) in the
Add the r locat two an of The unity sign This cally	the first operand (destination operand or; the source operand can be memory operands cannot be use renand; it is sign-extended to the ADD instruction performs inte ned singer operands and sets; do runsigned result, respective instruction can be used with a 1	I. The destination operand can be a register or a memory in immediate, a register, or a memory location. (However d in one instruction.) When an immediate value is used a itempth of the destination operand format. ger addition. It evaluates the result for both signed ans her OF and CP flags to indicate a carey (workflow) in the item of the signed result.
Add the r locat two an op The unsij sign This cally Ope	the first operand (destination operand scult in the destination operand ion; the source operand can be memory operands cannot be use remand, it is sign-strended to the ADD instruction performs inte need integer operands, and sets d or unsigned result, respective instruction can be used with a 1	I. The destination operand can be a register or a memory in immediate, a register, or a memory location. (However d in one instruction.) When an immediate value is used a itempth of the destination operand format. ger addition. It evaluates the result for both signed ans her OF and CP flags to indicate a carey (workflow) in the item of the signed result.
Add the r locat two an op time sign cally DES	the first operand (destination op sud in the dostination operand on, the source operand can be nemery operand scarmon be use remember operands a strain be use even and the source operand of the ADD instruction performs into need innegor operands and sets is d or unsigned result, respective instruction can be used with a 1 ration	I. The destination operand can be a register or a memory in immediate, a register, or a memory location. (However d in one instruction.) When an immediate value is used a itempth of the destination operand format. ger addition. It evaluates the result for both signed ans her OF and CP flags to indicate a carey (workflow) in the item of the signed result.
Add the r loca two an of The unsis sign cally DES Flag	the first operand (destination operand) scalin m the destination operand, on the source operand can be network operand is atomic be use network operand is atomic be used ADD instruction performs into do or unsigned result, respective instruction can be used with a 1 ration $T \leftarrow DEST + SBC$ ;	. The domainston operated can be a register or a memory location, thereas in memory location, therease in memory, a register of the second second second second length of the domainston operand format. argue addition, it evaluates the result for both agend and the OF and CT flags to induce a care to prove (vertifier) is and the OF and CT flags to induce a care to prove the second second to DF and CT flags to induce a care to prove the second second to DF and CT flags to induce a care to prove the second atomic DCR perfits to allow the instruction to be exceeded atomic to prove the second second second second second second to the second second second second second second second to the second




# The EFLAGS Register

- A special 32-bit register that contains "results" of previous instructions
  - OF = overflow flag, indicates two's complement overflow.
  - SF = sign flag, indicates a negative result.
  - ZF = zero flag, indicates the result was zero.
  - CF = carry flag, indicates unsigned overflow, also used in shifting
- An operation may set, clear, modify or test a flag.
- Some operations leave a flag undefined.

16

UMBC, CMSC313, Richard Chang <chang@umbc.edu>



BASIC EXECUTION ENVIRONMENT

AF (bit 4) ZF (bit 6) SF (bit 7) OF (bit 11) int<sub>el</sub>.

Adjust fug. So if an adhemic queuting guarante a sarry or a hence out of a 30 of the much stand. The same is used at humter fug. and the same is the same is the same is a same in the same is hence it is the same is the s

The maximum of the entropy of the state of t

Integer 2000. When performing antibility multiplication with breach one images, the CF flag is used in conjunction when performing antibility performance of the constraints of the co

3.4.2. DFFLAG The detection flag (DF) located in NH Vier/Ter, LGS registrator connects the using interactions to the detection of the detectio

The system flags and KOPE, field in the EFLAGS register control operating-system or executive operations. They should not be multified by application programs. The functions of the system flags are as follows:

3.4.4. System Flags and IOPL Field

18

# **Summary of ADD Instruction**

- Basic Function:
  - Adds source operand to destination operand.
  - Both signed and unsigned addition performed.
- Addressing Modes:
  - Source operand can be immediate, a register or memory.
  - Destination operand can be a register or memory.
  - Source and destination cannot both be memory.
- Flags Affected:


19

- OF = 1 if two's complement overflow occurred
   SF = 1 if result in two's complement is negative (MSbit = 1)
- ZF = 1 if result is zero
   CF = 1 if unsigned overflow occurred

UMBC, CMSC313, Richard Chang <chang@umbc.edu>

int <sub>e</sub> l.		INSTRUCTION SET REFERENCE
SUB—Su	btract	
Opcode	Instruction	Description
5C 0	SUB AL INNIS	Subtract intervention AL
2D ##	SUB AX.mm16	Subtract inter76 from AX
2D kf	SUB EAX, invest2	Subtract inter32 from EAX
80 /5 /8 /81 /5 /w	SUB KINE INVER	Subtract innell from visit Subpart inner 16 from visit
	SUB viet6.ieve16	
61 /5 /d 63 /5 /6	SUB A1132 ANNO2 SUB A1115 ANNO2	Subtract years12 from x1x32 Subtract sign-extended investition contil
0100	SUB MISSING	Subtract sign-extended investment entrol Subtract sign-extended investighten end?
28.0	SUB stellat	Subtract sign-exercises share non every Subtract rill from ofted
29.0	SUB MINE/IS	Subtract r16 from ofm16
29.0	BUB ###22/32	Subtract r32 from otex32
25.1	SUB rEntrol	Subtract sind from rd
20.1	51.60 r16.mm/d	Subtract election end
28 N	SUB /32 /9932	Butmact env02 from r32
(However, to	o mattery operands cann	d can be an immediate, register, or memory location, on be used in one instruction.) When an immediate value led to the length of the destination operand format.
unsigned into	per operands and sets the	r subtraction. It evaluates the result for both signed and a OF and CF flags to indicate a borrow in the signed on lag indicates the sign of the signed result.
This instructi cally.	on can be used with a LO	ICK prefix to allow the instruction to be executed atomi-
Operation		
DEST DE	ST = SRC;	
Flags Affec	ted	
The OF, SF, i	F. AF. PF, and CF flags :	are set according to the result.
The OF, SF,	SF, AF, PF, and CF flags :	are set according to the result.


	INSTRUCTION S	ET REFERENCE		int <sub>e</sub> l.	
	INC-Increm	ent by 1			
	0pcode FE 0 FF 0 FF 0 40- et	Instruction INC circl INC circls INC circls INC circl INC circl	Description isoenset christe by 1 isoenset christe by 1 isoenset christelievenity 1 isoenset woll register by 1 isoenset bodiwoot by 1		
	Description Adds 1 to the de	tisation operand, wi	tile preserving the state of the CF flag		
	updated without o 1 to perform an in	listurbing the CF flag screttent operation th	y location. This instruction allows a fe g. (Use a ADD instruction with an irraw at does updates the CF flag.) ICK prefix to allow the instruction to be	ediate operand of	
	cully. Operation		C A prior to allow the transmitter of a		
	DEST DEST +				
	The CF flag is no Protected Mod		F, ZF, AF, and PF flags are set accordin	g to the result.	
	AGP(0)		operand is located in a norwritable seg rand effective address is outside the CS 0.		
		a null segment si			
	#SS(0) #PF(fault-code) #AC(0)	If a page fault or	rand effective address is outside the SS- curs. cking is enabled and an unaligned men		
			arrent privilege level is 3.		
21					
	3-328			T	




int <sub>e</sub> l.		INSTRUCTION SET REFERENCE
DEC-De	ecrement by 1	
Opcode	Instruction	Description
86.0 87.0 87.0	DEC citel DEC citel DEC cite/32	Decrement while by 1 Decrement white by 1 Decrement white by 1
43+14 43+12	DEC rt6 DEC r32	Decement r/6 by 1 Decement r/2 by 1
Descriptio	n	
tion operand updated with	can be a register or a n sour disturbing the CF	ennel, while preserving the state of the CF flag. The destina- semusy location. This instruction allows a long counter to be flag. (To perform a decrement operation that updates the CF immediate operand of 1.)
This instruct cally.	ion can be used with a	LOCK prefix to allow the instruction to be executed atomi
Operation		
DEST DE	ST - 1;	
Flags Affo	cted	
The CF flag	is not affected. The Of	SE, ZE, AE, and PF flags are set according to the result.
Protected	Mode Exceptions	
#GP(0)	If the destinat	ion operand is located in a nonwritable segment:
	If a memory a GS segment l	operand effective address is outside the CS, DS, ES, FS, or mit.
	If the DS, ES,	FS, or GS register contains a null segment selector.
059(0)	If a memory of	perand effective address is outside the SS segment limit.
#PF(fault-co	de) If a page fault	locours.
#AC(0)	If alignment o mode while th	checking is enabled and an unaligned memory reference is to current privilege level is 3.
Real-Addr	ess Mode Exception	15
nGP	If a memory of GS segment l	operand effective address is outside the CS, DS, ES, FS, or init.
#55	If a memory of	operand effective address is outside the SS segment limit.
		3-177




	INSTRUCTO	ON SET REFERENCE	int <sub>e</sub> l.	
	MOV-M	ove		
	Opcode (3) P	Instruction MCV chaloft	Description	
			Mowe r8 to elm8	
	82 0	MOV erend,/18 MOV erend2/32	Move /75 to c0176 Move /32 to c0132	
	84.17	MOV REAL	Move rinks or rit	
	85.2	MOV IDIANS	Mean chaits of the	
	00.7	MOV rite min 12	Move nimital to r32	
	BC P	MOV startd.Sreg <sup>er</sup>	Move segment register to chritid	
	85.4	MOV Sreg rim16"	Move r/ht/6 to segment register	
	AD	MOV AL moltz8"	Move byte at casp offset) to AL	
	AL	MOV AX moth HP	Move word at (segration) to AX	
	A1	MOV EAK, months32"	Move doubleword at (seg offset) to EAX.	
	AZ	MOV moth#" AL	Move AL to (seg offset)	
	A3	MOV mother@'AX	Move AX to (ceg.offset)	
	AS	MOV molfs32*,EAX	Mova EAX to (seguaffeet)	
	80+ m	MOV r8umm8	Move immittio /5	
	D8+ mi	MOV rtifuevo tő	Move mm16 to r18	
	88+ xJ	MOV r32.inve32	Move investo r32	
	C6 /0	MOV stud, west	Move immit to shrift	
	C7 (D	MOV child, comits MOV child, comits	Move Jean 16 to Ale 16	
	C7 /0	MOV ##02.86402	Move Jenni2 to Ate32	
	8, 16, and 3 of the offset " in 32-bit mo	2 refer to the size of the data. Th , either 16 or 32 bits	specify a simple offset relative to the segment base, where a biddess-aze altitude of the restruction determines the spe e. M-bit operand-size prefix with this instruction (see the fai- ration).	
	Description	·		
	source open memory loca	ind can be an immodiate v tion; the destination register	und) to the first operand (destination operand). The also, gateral-purpose register, segment register, or can be a general-purpose register, segment register, or te the same size, which can be a hyte, a word, or a	
			oad the CS register. Attempting to do so results in an of the CS register, use the far IMP, CALL, or RET	
3				
	3.432			




	int <sub>e</sub> l.	INSTRUCTION SET REFERENCE
	MOV-Move (Continued)	
	be a valid segment selector. In pr register autornatically causes the si selector to be loaded into the hidde information, the segment selector	in register (DS, ES, FS, GS, or SS), the source operand must twieder mode, moving a segment selector into a segment general descriptor relationation sessicitation with that segment i (blackow) part of the segment engineer. While Solding this and segment descriptor information is validated (see the segment descriptor data is obtained from the GDT or LDT code.
	without causing a protection exc	0-0003) can be loaded into the DS, 155, FS, and GS registers prion. However, any subsequent attempt to reference a next register is loaded with a null value causes a general memory reference occurs.
	of the next instruction. This operat with the next instruction (MOV ES)	V instruction inhibits all interrupts until after the execution on allows a stack pointer to be leaded into the ESP register (stack-pointer value) before an interrupt occurs). The LSS subol of Londing the SS and ESP registers.
	progress register, the 32-bit 1A-22 prefix to kyoe with the value 6001 standard from of the instruction in execute this instruction concernity, it blers, using the instruction from MM processor executes the instruction va- lease-significant bits of the general- register is a destination operation. For	all moving data ferences a suggester register and a general- scores do not register the trait of the 14-bit sequential size assessed (the comparison of the sequential size assessed assessed (the comparison of the sequence assessed in which was assessed assessment of the sequence assessed the 32-bit sequence parameter space registers are set of the 32-bit sequence parameter space registers are the sequence register are the data sequence assesses that the 16- the 32-bit sequence parameter space registers are the sequence register are the data sequence assesses that the 16- the 32-bit sequence registers are the sequence of the sequence of the sequence of the sequence of the sequence of the sequence of the sequence of the sequence of the sequence of the sequences, the two higher by the are an diffield.
	Operation	
	DEST SRC;	
		n protected mode results in special checks and actions, as here checks are performed on the segment selector and the
	IF SS is loaded.	
	the first instruction in the sequence is instructions may not delay the interna \$11 MOV 55, EAX MOV 55, PEBP	The relation of the second sec
24		
		3-413









#### **Branching Instructions**

- JMP = unconditional jump
- Conditional jumps use the flags to decide whether to jump to the given label or to continue.
- The flags were modified by previous arithmetic instructions or by a compare (CMP) instruction.
- The instruction: CMP op1, op2
   computes the unsigned and two's complement
   subtraction op1 - op2 and modifies the flags. The
   contents of op1 are not affected.

UMBC, CMSC313, Richard Chang <chang@umbc.edu>

**Example of CMP instruction** 

• Suppose AL contains 254. After the instruction:

CMP AL, 17

28

29

CF = 0, OF = 0, SF = 1 and ZF = 0.

- · A JA (jump above) instruction would jump.
- A JG (jump greater than) instruction wouldn't jump.
- Both signed and unsigned comparisons use the same CMP instruction.
- Signed and unsigned jump instructions interpret the flags differently.

UMBC, CMSC313, Richard Chang <chang@umbc.ed

#### **More Conditional Jumps**

Uses flags to determine whether to jump
 Example: JAE (jump above or equal) jumps when the
 Carry Flag = 0

CMP EAX, 1492 JAE OceanBlue

· Unsigned vs signed jumps

 Example: use JAE for unsigned data JGE (greater than or equal) for signed data

CMP EAX, 1492 JAE OceanBlue CMP EAX, -42 JGE Somewhere

UMBC, CMSC313, Richard Chang <chang@umbc.edu>

30

Instruction Mnemonic	Condition (Flag States)	Description
Unsigned Conditional Jumps		· · ·
JAUNBE	(CF or ZF)=0	Above/not below or equa
JAE/JNB	CF=0	Above or equal/not below
JBUNAE	CF=1	Below/not above or equa
JBE/JNA	(CF or ZF)=1	Below or equal/not above
JC	CF=1	Carry
JE/JZ	ZF=1	Equal/zero
JNC	CF=0	Not carry
JNE/JNZ	ZF=0	Not equal/not zero
JNP/JPO	PF=0	Not parity/parity odd
JP/JPE	PF=1	Parity/parity even
JCXZ	CX=D	Register CX is zero
JECXZ	ECX=0	Register ECX is zero
Signed Conditional Jumps		
JGUNLE	((SF xor OF) or ZF) =0	Greater/not less or equal
JGE/JNL	(SF xor OF)=0	Greater or equal/not less
JL/JNGE	(SF xor OF)=1	Less/not greater or equa
JLE/JNG	((SF xor OF) or ZF)=1	Less or equal/not greater
JNO	OF=0	Not overflow
JNS	SF=0	Not sign (non-negative)
JO	OF=1	Overflow
JS	SF=1	Sign (negative)



INSTRUC	TION SET REFERENCE	inte	
Jee-J	ump if Condition Is	Met	
Opcode	Instruction	Description	-
77 c0	JA rel8	Jump short if above (CFH0 and ZFH0)	
73 cm	JAE ref	Jump short if above or equal (CP=0)	
72 cb	JD rel0	Jump short # below (CF=1)	
76 cb	JBE MAR	Jump short if below or equal (CF+1 or 2F+1)	
72 cb	JC rel8	Jump short if carry (CF+1)	
E3 cb	JCXZ relit	Jump short if CX register is 0	
E3 68	JECKZ mill	Jump short # ECX register is 0	
74 cb	JE ref8	Jump short if equal (2F+1)	
77 cb	JG mill	Jump short if greater (27-0 and SF-CF)	
70 cb	JGE rest	Jump short if greater or equal (SFInOF)	
7C cb	JL rei8	Jump short if less (8F<>OF)	
75 ct	JLE mill	Jump short if less or equal (22*=1 or 57==OF)	
76 cb	JNA raill	Jump short if not above (CE=1 or ZE=1)	
72 cb	JNAE /0/8	Jump short if not above or equal (CF=1)	
73 cb	JN5 m8	Jump short if not below (CP=0)	
77 cb	JNDC rel®	Jump short if not below or equal (CF+0 and ZF+0)	
73 cb	JINC relit	Jump short If not carry (CF+0)	
75 cb	JNE HID	Jump short if not equal (27+0)	
78. ab	UNG relif	Jump short if not greater (2F=1 or SF<>OF)	
70 cb	JNOE rel8	Jump short if not greater or equal (SF<>OF)	
70 cb	JNL nH8	Jump short if not leas (SP=CP)	
77 cb	JNLE rell	Jamp short if not less or equal (27+0 and 5P+OF)	
71 cb	Sten CHL	Jump short if not overflow (OF+0)	
78 ab	JNP rel8	Jamp short if not parity (PF=0)	
79 ctr	245 mill	Jump short if not sign (SF=0)	
75 cb	JP4Z HHR	Jump short # not zero (2Fird)	
70 m	JO relifi JP relifi	Jump short if overflow (OF=1) Jump short if perity (PF=1)	
7A cb 7A cb		Jump short if party (PF+1) Jump short if party even (PE+1)	
78 49	JPE rel®	Jump short if parity oxid (PF+0)	
78 cb	15 mill	Jump short # party cod (m==0) Jump short # sizn (S2*=1)	
76 cb	J2 mill	Jump short if sens (27 1)	
0F #7 cm		Jump ends if above (CF+0 and 2F+0)	
07 83 00		Jump near if above or equal (CP+0)	
0° 82 00		Junp near if being (CF+1)	
0 <sup>2</sup> 90 cm		Jump near if below or equal (CF+1 or 2F+1)	
07 82 00		Jump near if pany (CP+1)	
95 M co		Jump near if equal (27+1)	
0 <sup>2</sup> 84 cm		Jump near (10(2E+1))	
07 87 00		Jump near if greater (27-0 and SF-OF)	
1.0.0.0		and a second sec	



int <sub>e</sub> l.		INSTRUCTION SET REFERENCE	
Jcc—Jumj	o if Condition Is	Met (Continued)	
Opcode	Instruction	Description	
OF 8D crebd	10E re/16/02	Jump near if greater or equal (SE+OE)	
0F 8C crebd	JL (0/76/32	Jump near if less (SF->-OF)	
OF BE enred	JLE re116/22	Jump near if less or equal (27=1 or 52*=>Ci7)	
07 85 owbd	JNA /8/16/22	Jump near it out above (CF+1 or 2F+1)	
OF 82 crebd	JNAE re15/22 JND re16/22	Jump near if not above or equal (CF=1)	
OF 83 crebd		Jump near if not below (CF=0)	
OF 87 circled	JNDE /#/16/32 JNC rett6/32	Jump near if not below or equal (CF+D and ZF+D) Jump near if not carry (CF+D)	
0° 83 ciebd 0° 85 ciebd	JNC ref16/32 JNE ref16/32	Jump near if not early (CP+0) Jump near if not equal (ZP+0)	
OF BE owtof	JNG (#15/32	Jump near if not preater (2Fint or SE(nCF)	
OF 8C prebd	JNGE vertifield2	Jump near if not greater (2PH) or SH-10P)	
Of 60 crebt	JNL m/75/32	Jamp rear if not less (SP=OF)	
OF BE celod	JNLE miti6/22	Jump near if not less or equal (2E+0 and SE+OF)	
OF 81 crebd	JNO /w75/32	Jump near if not overflow (DF=0)	
0* 55 cwtd	JNP with22	Jump near if not parity (PP=0)	
07 89 crebd	JNS #H5/32	Jamp near if not sign (SF=0)	
OF 85 crebs	JNZ /0/16/32	Jump near if not zero (2F=0)	
OF 60 crebd	JO (W75/32	Jump near if overflow (DP+1)	
OF BA caved	JP re/16/32	Jump near if parity (PIT+1)	
OF 6A DWDd	JPE re/16/32	Jump near if parity even (PE=1)	
OF 85 celod	JPO rel16/32	Jump near if panty odd (PF=0)	
OF BB cavital	JS /m/16/32	Jump near if sign (SF=1)	
OF Bill pwbd	JZ re(16/32	Jamp near # 0 (2F=1)	
ZF) and, if the tion specified b tion to indicate performed and	flags are in the specif ty the destination open the condition being t execution continues to	arismus flags in the TFLAGS segment (CT_OF, PF, SF, and ield state (condition), performs a jump to the target instru- and. A condition (code ((o)) is successful with code instru- tioned for if the condition is not satisfield, the jump is not with the instruction following the jump is not	
value of the in generally speci signed, 8-bit o coding is most	struction pointer in th fied as a label in assen r 32-bit immediate va efficient for offsets of	th a relative offset (a signed offset relative to the current in [1] regimes). A relative offset (relative, mRA (relative)) in (b) code, but at the matchine code level, it is recorded as a law, which is added to the immetricite pointer. Instruction -128 as +127. If the operand-size attribute is 6, the upper relative time in the statement interaction pointer time of the relative statement interaction pointer time.	



	INSTRUCTION SET REFERENCE	int <sub>e</sub> l.	
	Jcc-Jump if Condition Is Met (Continue	1)	
	The conditions for each loc mnemonic are given in the "Do preceding page. The terms "less" and "greater" are used for the terms "above" and "below" are used for unsigned into	r comparisons of signed integers and	
	Because a particular state of the status flags can sorreit manumics are defined for some opeodes. For example, it the INBE (jump if not below or equal) instruction are alter	e JA (jump if above) instruction and	
	The loc instruction does not support for jumps (jumps to e for the conditional jump is in a different sugment, use the or being used for the Le instruction, and then access the ti (JMP instruction) to the other segment. For example, th illegal:	pposite condition from the condition east with an unconditional far jump	
	JE FARLABEL		
	To accomplish this for jump, use the following two instru- JHE MEYOND J JHE MEYOND J REVOND 2	tions:	
	The HCXZ and HCXZ instructions differs from the other check the status flags, lineted first check the conterest of the for 0. Eiber the CX or FLX regions is chosen according instructions are useful if the beginning of a conditional lo loop instruction (section 4. LOOPRIS). They preserve enter register is equal to 0, which would cause the loop to ex- imized of zero times.	ECX and CX registers, respectively, to the address-size attribute. These ap that terminates with a conditional ing the loop when the ECX or CX	
	All conditional jumps are converted to code fetches of o of jump address or cacheability.	ne or two cache lines, regardless	
	Operation		
	F condition THP EIP = Eip+EigeRisen(EEET), IF OperandStar 10 THER IC EIP EIP AND 0000FTFTH; IC EIP COMMONStar 32 ' IF EIP < CS Base OR EIP > CS LIMI ACP		
34			

INSTRUCTION SET REFERENCE

the limits of the CS segmen

beyond the limits of the CS segment or is space from 0 to FFFF1. This condition can verside prefix is used.

3-367

ed)

int<sub>e</sub>l.

Flags Affected None. Protected Mod #GP(0)

Real-Ad

35


Jcc-Jump if Condition Is Met (Cont

ted Mode Exceptions If the effict being

Mode Exceptions

dGP If the effect being jun cutoide of the effectiv occur if a 32-bit addre Virtual-8085 Mode Exceptions Same exceptions as in Real Address Mode







#### Short Jumps vs. Near Jumps

- Jumps use relative addressing
  - assembler computes an *offset* from address of current instruction.
  - produces relocatable code
- SHORT jumps use 8-bit offsets
   target label within -128 bytes to +127 bytes
- NEAR jumps use 32-bit offsets


   target label within -2<sup>31</sup> bytes to +2<sup>31</sup>-1 bytes (there is also an absolute address version)

37


#### Short Jumps vs. Near Jumps


- Some assemblers determine SHORT vs NEAR jumps automatically, but *some do not*.
- explicitly specify SHORT jumps jmp SHORT somewhere
- explicitly specify NEAR jumps jge NEAR somewhere


38




	1			; File:	jmp.asm				
	2			1					
	3			; Demon	strating	near	and short	juz	mps
	4			1					
	5								
	6				section				
	7				global	star	E .		
	8								
		000000	90	_start:	nop				
1									
1					; initia	alize			
1									
				start:	mov				eax := 17
		000006	3D2A000000		cmp	eax,	42	7	17 - 42 is
1									
		00000				exit		7	exit if 17 >= 42
		00000D					t exit		
		00000F	0F8D0C000000		jge	near	exit		
1									
			E907000000			exit			
			EB05		jmp				
		00001C	E900000000		jmp	near	exit		
	3								
				exit:		ebx,			exit code, 0=normal
			B801000000			eax,			Exit.
2	6 000	00002B	CD80		int	080H		2	Call kernel.
1									
1									
1									













 Some figures and diagrams from IA-32 Intel Architecture Software Developer's Manual, Vols 1-3 <http://developer.intel.com/design/Pentium4/manuals/>