### Digital Logic VIII: Caching

CMSC 313 Sections 01, 02

|   | Direct Mapping |
|---|----------------|
|   |                |
|   |                |
|   |                |
|   |                |
| 2 |                |

### 6.4 Cache Memory

- The purpose of cache memory is to speed up accesses by storing recently used data closer to the CPU, instead of storing it in main memory.
- Although cache is much smaller than main memory, its access time is a fraction of that of main memory.
- Unlike main memory, which is accessed by address, cache is typically accessed by content; hence, it is often called *content addressable memory*.
- Because of this, a single large cache memory isn't always desirable-- it takes longer to search.

3

- The simplest cache mapping scheme is direct mapped cache.
- In a direct mapped cache consisting of *N* blocks of cache, block *X* of main memory maps to cache block *Y* = *X* mod *N*.
- Thus, if we have 10 blocks of cache, block 7 of cache may hold blocks 7, 17, 27, 37, . . . of main memory.

ck, Inc. Copyright © 2014 by Jones & Bart

ing, LLC an As

The next slide illustrates this mapping.

4















- This means Block 0 and 2 of main memory map to Block 0 of cache, and Blocks 1 and 3 of main memory map to Block 1 of cache.
- Using the tag, block, and offset fields, we can see how main memory maps to cache as follows.

O Odua Int

s/ShutterStock, Inc. Copyright © 2014 by Jones & Bartlett Learning, LLC an Ascend Learning Compa www.iblearning.cc

- EXAMPLE 6.1 Cont'd Consider a byte-addressable main memory consisting of 4 blocks, and a cache with 2 blocks, where each block is 4 bytes.
  - First, we need to determine the address format for mapping.
    Each block is 4 bytes, so the offset field must contain 2 bits; there are 2 blocks in cache, so the block field must contain 1 bit; this leaves 1 bit for the tag (as a main memory address has 4 bits because there are a total of 2<sup>4</sup>=16 bytes).















**Fully Associative Mapping** 

14

- Suppose instead of placing memory blocks in specific cache locations based on memory address, we could allow a block to go anywhere in cache.
- In this way, cache would have to fill up before any blocks are evicted.
- This is how fully associative cache works.

16

• A memory address is partitioned into only two fields: the tag and the word.

© Odua Images/ShutterStock, Inc. Copyright © 2014 by Jones & Bartlett La





- Set associative cache combines the ideas of direct mapped cache and fully associative cache.
- An *N*-way set associative cache mapping is like direct mapped cache in that a memory reference maps to a particular location in cache.
- Unlike direct mapped cache, a memory reference maps to a set of several cache blocks, similar to the way in which fully associative cache works.
- Instead of mapping anywhere in the entire cache, a memory reference can map only to the subset of cache slots.

© Odua Images/ShutterStock, Inc. Copyright © 2014 by Jones & Bart

19

21





# 6.4 Cache Memory

- In set associative cache mapping, a memory reference is divided into three fields: tag, set, and offset.
- As with direct-mapped cache, the offset field chooses the word within the cache block, and the tag field uniquely identifies the memory address.
- The set field determines the set to which the memory block maps.

© Odua Images/ShutterStock, Inc. Copyright © 2014 by Jones & Bartlett Learning, LLC an Ascend Learning Company www.jblearning.com



### **Caching Policies**

- · Cache replacement policy
  - For fully associative and set associative mapping
  - Which cache block gets kicked out?
  - Some schemes: first-in first-out, least recently used, ...
- Cache write policy
  - Write through: always write to main memory
  - Write back: write to main memory when replaced

23

## Cache Performance

- The performance of hierarchical memory is measured by its *effective access time* (EAT).
- EAT is a weighted average that takes into account the hit ratio and relative access times of successive levels of memory.
- The EAT for a two-level memory is given by: EAT = H × Access<sub>C</sub> + (1-H) × Access<sub>MM</sub>.

25

26

27

where H is the cache hit rate and  $Access_{C}$  and  $Access_{MM}$  are the access times for cache and main memory, respectively.

s/ShutterStock, Inc. Copyright @ 2014 by Jones & Bartlett Learning, LLC an Asc

#### 6.4 Cache Memory

- For example, consider a system with a main memory access time of 200ns supported by a cache having a 10ns access time and a hit rate of 99%.
- Suppose access to cache and main memory occurs concurrently. (The accesses overlap.)
- The EAT is:
  0.99(10ns) + 0.01(200ns) = 9.9ns + 2ns = 11ns.

#### 6.4 Cache Memory

- For example, consider a system with a main memory access time of 200ns supported by a cache having a 10ns access time and a hit rate of 99%.
- · If the accesses do not overlap, the EAT is:

0.99(10ns) + 0.01(10ns + 200ns)

= 9.9ns + 2.01ns = 12ns.

© Odua Images/ShutterStock, Inc. Copyright © 2014 by Jones & Bartlett Learning, LLC an Ascend Learning Company www.jblearning.com

• This equation for determining the effective access time can be extended to any number of memory levels, as we will see in later sections.