Digital Logic II: Semiconductors, Transistors, Gates, and Adders CMSC 313 Sections 01, 02 Semiconductors, Transistors, and Gates

2







Semiconductors
 Electrical properties of silicon Doping: adding impurities to silicon Diodes and the P-N junction Field-effect transistors
6



















	In the <u>p-type</u> region there are holes from the acceptor <u>impunities</u> and in the <u>n-type</u> region there are extra electrons.	
×.	When a p-n junction is formed, some of the electrons from the n-region which have reached the conduction band are free to diffuse across the junction and combine with holes.	Index Semiconductor concepts
	Filling a hole makes a negative ion and leaves behind a positive ion on the n-side. A space charge builds up, creating a depletion region which inhibits any further electron transfer unless it is helped by putting a <u>forward bias</u> on the junction.	Semiconductors for electronics
Electron O Hole	Negative ion from filling of p-type vacancy. Positive ion from removal of electron from n-type impurity.	
	Show effects of biasing.	

























Circuits for Addition	 3.5 Combinational Circuits Combinational logic circuits give us many useful devices. One of the simplest is the half adder, which finds the sum of two bits 	Half Adder • Inputs: A and B • Outputs: $S =$ lower bit of $A + B$, $c_{out} = carry bit$ $\boxed{A \ B \ S} \ c_{out}$
	 We can gain some insight as to the construction of a half adder by looking at its truth table, shown at the right. 	• Using Sum-of-Products: $S = \overline{A}B + A\overline{B}$, $c_{out} = AB$. • Alternatively, we could use XOR: $S = A \oplus B$.
31	32	••••



 3.5 Combinati We can change our half adder into the full adder 	ona		ircuit	S	outs
by including gates for	x	¥	Carry In	Sum	Carry Out
 The truth table for a full adder is shown at the right. 	0 0 0 1 1 1 1	0 1 1 0 1 1	0 1 0 1 0 1	0 1 0 1 0 0	0 0 1 0 1 1 1
35					

• Inputs: A, B and c _{in}							
• Outputs: $S = $ lower	bit of A	+ B	, c _{οι}	ıt =	carr	/ bit	
	A	В	c_{in}	S	Cout		
	0	0	0	0	0		
	0	0	1	1	0		
	0	1	0	1	0		
	0	1	1	0	1		
	1	0	0	1	0		
	1	0	1	0	1		
	1	1	0	0	1		
	1	1	1	1	1		
• $S = \overline{A} \overline{B}C + \overline{A}B\overline{C} + \overline{A}B\overline{C}$	$+ A\overline{B}\overline{C} + BC +$	+ A AC	BC	= 1	$4 \oplus l$	$B \oplus C$.	











3-21	Chapter 3: Arithmetic
Carry-Look	ahead Addition
$s_i = \overline{a_i b_i c_i} + \overline{a_i b_i c_i} $	ub:c:
$c_{i+1} = b_i c_i + a_i c_i + a_i b_i$	10 101
$c_{i+1} = a_i b_i + (a_i + b_i) c_i$	Carries are represented in terms
$c_{i+1} = G_i + P_i c_i$	of G_i (generate) and P_i (propagate) expressions.
$G_i = a_i b_i$ and $P_i = a_i + b_i$	
$c_0 = 0$	
$c_1 = G_0$	
$c_2 = G_1 + P_1 G_0$	
$c_3 = G_2 + P_2 G_1 + P_2 P_1 G_0$	
$c_4 = G_3 + P_3G_2 + P_3P_2G_1 + I$	$P_3P_2P_1G_0$
Principles of Computer Architecture by M. Murdocca and V. Heuring	© 1999 M. Murdocce and V. Heuring





combination	nal circuit.
 Among other memory loc the address Address de 	er things, they are useful in selecting a ation according a binary value placed on b lines of a memory bus.
locations.	\rightarrow \rightarrow















