I/O Architecture, Interrupts, Exceptions

CMSC 313 Sections 01, 02







I/O Architectures

7.4 I/O Architectures

- We define input/output as a subsystem of components that moves coded data between external devices and a host system.
- I/O subsystems include:
 - Blocks of main memory that are devoted to I/O functions.
 - Buses that move data into and out of the system.
 - Control modules in the host and in peripheral devices
 - Interfaces to external components such as keyboards and disks.
 - Cabling or communications links between the host system and its peripherals.

5





7.4 I/O Architectures

- I/O can be controlled in five general ways.
 - Programmed I/O reserves a register for each I/O device. Each register is continually polled to detect data arrival.
 - Interrupt-Driven I/O allows the CPU to do other things until I/O is requested.
 - Memory-Mapped I/O shares memory address space between I/O devices and program memory.
 - Direct Memory Access (DMA) offloads I/O processing to a special-purpose chip that takes care of the details.
 - Channel I/O uses dedicated I/O processors.

7



7.4 I/O Architectures

- Recall from Chapter 4 that in a system that uses interrupts, the status of the interrupt signal is checked at the top of the fetch-decode-execute cycle.
- The particular code that is executed whenever an interrupt occurs is determined by a set of addresses called *interrupt vectors* that are stored in low memory.
- The system state is saved before the interrupt service routine is executed and is restored afterward.

We provide a flowchart on the next slide.





7.4 I/O Architectures

- In memory-mapped I/O devices and main memory share the same address space.
 - Each I/O device has its own reserved block of memory.
 - Memory-mapped I/O therefore looks just like a memory access from the point of view of the CPU.
 - Thus the same instructions to move data to and from both I/O and memory, greatly simplifying system design.
- In small systems the low-level details of the data transfers are offloaded to the I/O controllers built into the I/O devices.





7.4 I/O Architectures

- Very large systems employ channel I/O.
- Channel I/O consists of one or more I/O processors (IOPs) that control various channel paths.
- Slower devices such as terminals and printers are combined (*multiplexed*) into a single faster channel.
- On IBM mainframes, multiplexed channels are called *multiplexor channels*, the faster ones are called *selector channels*.

13

7.4 I/O Architectures

- Channel I/O is distinguished from DMA by the intelligence of the IOPs.
- The IOP negotiates protocols, issues device commands, translates storage coding to memory coding, and can transfer entire files or groups of files independent of the host CPU.
- The host has only to create the program instructions for the I/O operation and tell the IOP where to find them.







Motivating Example

An Assembly language program for printing data MOV EDX, 378H ;Printer Data Port MOV ECX, 0 ;Use ECX as the loop counter XYZ: MOV AL, [ABC + ECX] ;ABC is the beginning of the memory area ; that characters are being printed from OUT [DX], AL Send a character to the printer INC ECX CMP ECX, 100000 ; print this many characters JL XYZ Issues:

U What about difference in speed between the processor and printer?

UWhat about the buffer size of the printer?

> Small buffer can lead to some lost data that will not get printed

Communication with input/output devices needs handshaking protocols

Mohamed Younis CMCS 313, Computer Organization and Assembly La







Polling in 80386

	MOV EDX, 379H MOV ECX, 0	;Printer status port
XYZ:	IN AL, [DX]	Ask the printer if it is ready
	CMP AL, 1	;1 means it's ready
	JNE XYZ	;If not try again
	MOV AL, [ABC + ECX]	
	DEC EDX	;Data port is 378H
	OUT [DX], AL	;Send one byte
	INC ECX	
	INC EDX	;Put back the status port
	CMP ECX, 100000	
	JL XYZ	
Issue	s:	
Stat	us registers (ports) allow	s handshaking between CPU and I/O devices
🛛 Dev	ice status ports are acces	ssible through the use of typical I/O instructions
	J is running at the speed	of the printer (what a waste!!)
	Nohamed Younis CMCS 3	13, Computer Organization and Assembly Language 6

External Interrupt

The fetch-execute cycle is a program-driven model of computation

- Computers are not totally program driven as they are also hardware driven
- An I/O interrupt is an externally stimulated event, asynchronous to instruction execution but does NOT prevent instruction completion
- Whenever an I/O device needs attention from the processor, it interrupts the processor from what it is currently doing

> Processors typically have one or multiple interrupt pins for device interface







80386 Interrupt Handling

The 80386 has only one interrupt pin and relies on an interrupt controller to interface and prioritize the different I/O devices

- Interrupt handling follows the following steps:
 - Complete current instruction
 - Save current program counter and flags into the stack
 - Get interrupt number responsible for the signal from interrupt controller
 - Find the address of the appropriate interrupt service routine
 - Transfer control to interrupt service routine

A special interrupt acknowledge bus cycle is used to read interrupt number
 Interrupt controller has ports that are accessible through IN and OUT



	Inter	rupt	De	scriptor	Table	
Address						
b	Gate #	0	≻ T ii	The address of a nterrupt descript	n ISR is fetch or table	ned from an
b + 8	Gate #	1	 IDT register is loaded by operating system and points to the interrupt descriptor table Each entry is 8 bytes indicating address of ISR and type of interrupt (trap, fault etc.) 			ating evetom
<i>b</i> + 16	Gate #	2				
<i>b</i> + 24	Gate #	3				
b + 32	Gate #	4				, fault etc.)
<i>b</i> + 40	Gate #	5	RESET and non-maskable (NMI)			MI)
			interrupts use distinct processor pir		or pins	
		NMI is used to for parity error or power supply problems and thus connect be				
<i>b</i> + 2040	b + 2040 Gate #255		disables			
63	484	17 4443	4039	16	515	0
IS Up	ISR Address Upper 2 Bytes Ty		pe		ISR Addre Lower 2 By	ess
Moham	ned Younis	CMCS 3	13. Comp	uter Organization and Asse	embly Language	10



The 8259 Interrupt Controller

□ Since the 80386 has one interrupt pin, an interrupt controller is needed to handle multiple input and output devices

- □ The Intel 8259 is a programmable interrupt controller that can be used either singly or in a two-tier configuration
- When used as a master, the 8259 can interface with up to 8 slaves
 Since the 8259 controller can be a master or a slave, the interrupt
- request lines must be programmable Programming the 8259 chips takes place at boot time using the OUT



Slave



Mohamed Younis CMCS 313, Computer Organization and Assembly Lang

The ISA Architecture

The ISA architecture is set by IBM competitors and standardizes:

- > The interrupt controller circuitry
- Many IRQ assignments
- Many I/O port assignments

> The signals and connections made available to expansion cards

A one-master-one-slave configuration is the norm for ISA architecture



IRQ	ALLOCATION	INTRRUPT NUMBER
IRQ0	System Timer	08H
IRQ1	Keyboard	09H
IRQ3	Serial Port #2	OBH
IRQ4	Serial Port # 1	OCH
IRQ5	Parallel Port #2	ODH
IRQ6	Floppy Controller	OEH
IRQ7	Parallel Port # 1	OFH
IRQ8	Real time clock	70H
IRQ9	available	71 H
IRQ10	available	72H
IRQ11	available	73H
IRQ12	Mouse	74H
IRQ13	87 ERROR line	75H
IRQ14	Hard drive controller	76H
IRQ15	available	77H







	Allocation	Int #
	Division Overflow	00H
	Single Step	01H
	NMI	02H
	Breakpoint	03H
	Interrupt on Overflow	04H
	BOUND out of range	05H
	Invalid Machine Code	06H
	87 not available	07H
	Double Fault	08H
	87 Segment Overrun	09H
	Invalid Task State Segment	0AH
	Segment Not Present	OBH
	Stack Overflow	0СН
	General Protection Error	0DH
	Page Fault	0EH
	(reserved)	OFH
	87 Error	10H
UMBC. CMSC313. Richard Chang		

I/O Interrupt vs. Exception

An I/O interrupt is just like the exceptions except:

- An I/O interrupt is asynchronous
- Further information needs to be conveyed
- > Typically exceptions are more urgent than interrupts

An I/O interrupt is asynchronous with respect to instruction execution:

- > I/O interrupt is not associated with any instruction
- > I/O interrupt does not prevent any instruction from completion
 - · You can pick your own convenient point to take an interrupt

I/O interrupt is more complicated than exception:

- > Needs to convey the identity of the device generating the interrupt
- > Interrupt requests can have different urgencies:
 - Interrupt request needs to be prioritized
 - Priority indicates urgency of dealing with the interrupt
 - High speed devices usually receive highest priority

* Slide is country of Dave Patter Mohamed Younis CMCS 313, Computer Organization and Assembly Language

Internal and Software Interrupt

Exceptions:

- > Exceptions do not use the interrupt acknowledge bus cycle but are still handled by a numbered ISR
- > Examples: divide by zero, unknown instruction code, access violation, .

Software Interrupts:

> The INT instruction makes interrupt service routines accessible to program

 Syntax: "INT imm" with imm 		Ordinary subroutine	Interrupt service routine
indicating interrupt number	Invoke	CALL	INT
Returning from an ISR is like	Terminate	RET	IRET

Returning from an ISR is like RET, except it enables interrupts

Fault and Traps:

- > When an instruction causes an exception and is retried after handling it, the exception is called faults (e.g. page fault)
- > When control is passed to the next instruction after handling an exception
- or interrupt, such exception is called a trap (e.g. division overflow) Mohamed Younis

CMCS 313, Computer Organization and Assembly Languag

Privileged Mode

Privilege Levels

The difference between kernel mode and user mode is in the privilege level

- The 80386 has 4 privilege levels, two of them are used in Linux
 - > Level 0: system level (Linux kernel)
 - Level 3: user level (user processes)
- The CPL register stores the current privilege level and is reset during the execution of system calls
- Privileged instructions, such as LIDT that set interrupt tables can execute only when CPL = 0

Stack Issues

hamed Younis

- System calls have to use different stack since the user processes will have write access to them (imagine a process passing the stack pointer as a parameter forcing the system call to overwrite its own stack
- There is a different stack pointer for every privilege level stored in the task state segment

CMCS 313, Computer Organization and Assembly Language

Summary: Types of Interrupts

• Hardware vs Software

O Hardware: I/O, clock tick, power failure, exceptions Software: INT instruction

- External vs Internal Hardware Interrupts
 - External interrupts are generated by CPU's interrupt pin
 - Internal interrupts (exceptions): div by zero, single step, page fault, bad opcode, stack overflow, protection, ...
- Synchronous vs Asynchronous Hardware Int.
- ^o Synchronous interrupts occur at exactly the same place every time the program is executed. E.g., bad opcode, div by zero, illegal memory address.
- Asynchronous interrupts occur at unpredictable times relative to the program. E.g., I/O, clock ticks.

UMBC, CMSC313, Richard Chang

Summary: Interrupt Sequence

- ^oDevice sends signal to interrupt controller.
- $^{\diamond}$ Controller uses IRQ# for interrupt # and priority.
- Controller sends signal to CPU if the CPU is not already processing an interrupt with higher priority.
- OPU finishes executing the current instruction
- $^{\diamond}$ CPU saves EFLAGS & return address on the stack.
- $^{\diamond}$ CPU gets interrupt # from controller using I/O ops.
- ♦ CPU finds "gate" in Interrupt Description Table.
- CPU switches to Interrupt Service Routine (ISR). This may include a change in privilege level. IF cleared.

UMBC, CMSC313, Richard Chang <chan

Interrupt Sequence (cont.)

- ISR saves registers if necessary.
- \diamond ISR, after initial processing, sets IF to allow interrupts.
- ♦ ISR processes the interrupt.
- ISR restores registers if necessary.
- ♦ ISR sends End of Interrupt (EOI) to controller.
- $^\diamond$ ISR returns from interrupt using IRET. EFLAGS (inlcuding IF) & return address restored.
- $^{\diamond}\mathrm{CPU}$ executes the next instruction.
- Interrupt controller waits for next interrupt and manages pending interrupts.

UMBC, CMSC313, Richard Chang <chang