x86 Assembly Language--Subroutines

CMSC 313 Sections 01, 02

Stack Instructions

Stack Instructions

• PUSH op

- the stack pointer ESP is decremented by the size of the operand
- the operand is copied to [ESP]
- POP op
 - the reverse of PUSH
 - [ESP] is copied to the destination operand
 - ESP is incremented by the size of the operand
- 3

Stack Instructions

- Where is the stack?
 - The stack has its own section
 - Linux processes wake up with ESP initialized properly
 - The stack grows "upward" toward smaller addresses
 - Memory available to the stack set using 'limit'

PUBH-Push Word or Doubleword Onto the Stack Image: Image
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $
P # R08 mod2 Page mod2 R08 R08 mod2 Page mod2
Bits Right of the Rest Rest No No No No No No
Bots Relation Provide Notation Provide Provide Provide Notation Provide Provide Provide Notation Provide Provide Provide Notation Provide Provide Provide Notation
Bit Mitchend Reserved Bit Mitchend Reserved <t< td=""></t<>
B RDB senset Page sensitie B Register Page sensities B Register Page sensit B <td< td=""></td<>
$\label{eq:second} \begin{bmatrix} \mathbf{x}_{1} & \mathbf{x}_{1} \mathbf{x}_{2} \mathbf{x}_{3} \\ \mathbf{x}_{1} & \mathbf{x}_{1} \mathbf{x}_{2} \mathbf{x}_{3} \\ \mathbf{x}_{2} & \mathbf{x}_{1} \mathbf{x}_{2} \mathbf{x}_{3} \\ \mathbf{x}_{3} & \mathbf{x}_{1} \mathbf{x}_{2} \mathbf{x}_{3} \\ \mathbf{x}_{4} & \mathbf{x}_{1} \mathbf{x}_{1} \mathbf{x}_{2} \mathbf{x}_{3} \\ \mathbf{x}_{4} & \mathbf{x}_{1} \mathbf{x}_{1} \mathbf{x}_{1} \mathbf{x}_{2} \mathbf{x}_{3} \\ \mathbf{x}_{4} & \mathbf{x}_{1} \mathbf{x}_{1} \mathbf{x}_{1} \mathbf{x}_{2} \mathbf{x}_{3} \\ \mathbf{x}_{4} & \mathbf{x}_{1} \mathbf{x}_{1} \mathbf{x}_{2} \mathbf{x}_{3} \\ \mathbf{x}_{4} & \mathbf{x}_{1} \mathbf{x}_{1} \mathbf{x}_{2} \mathbf{x}_{3} \mathbf{x}_{4} \mathbf{x}_{4} \mathbf{x}_{4} \mathbf{x}_{4} \\ \mathbf{x}_{5} & \mathbf{x}_{5} \mathbf{x}_{$
Bit Name Name of the second seco
0 0.00158 0.00458 0 0.00168 0.0016 0 0.0016 0.0016 0 0.0016 0.0016 0 0.0016 0.0016 0 0.0016 0.0016 0 0.0016 0.0016 0 0.0016 0.0016 0.0016 0 0.0016 0.0016 0.0016 0.0016 0 0.0016 0.0
$\label{eq:results} \begin{array}{ c c c c } \hline w & RA19153 & RA1915 \\ \hline w & RA19152 & RA19152 \\ \hline w & RA19152 \\ \hline w & RA19152 \\ \hline w & RA$
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$
$ \begin{array}{c} p \\ r \\$
(2.4.3. REFEG Pace 34.4.4.4.4.4.4.4.4.4.4.4.4.4.4.4.4.4.4.
Description Description the factor of the stark pointer and thus stores the stores of the re- adilensistic attributes of the stark append description of the stark pointer star (r) then and the factor store attributes of the stark append description of the stark pointer and the stark append description of the stores of the stark appendix the stark appendix appendix appendix appendix appendix appendix appendix the stark appendix appe
Decrements the stack perior and then stores the score encrement of the top of the stack perior decrements the stack perior decrements the stack perior decrements in the store of the operation of the stack perior decrements is the store and the store of the store o
tion was executed. Thus, if a PUSH instruction uses a memory operand in which register is used as a bese register for computing the operand address, the effective addr operand is compared before the ESP register is docretanted.
In the real-address mode, if the ESP or SP register is 1 when the POSH instruction is the processor shuts down due to a lack of stack space. No exception is generated to ind condition.
IA-32 Architecture Compatibility
For IA-32 processors from the Intel 286 on, the PUSH ESP instruction pashes the val ESP register as it existed before the instruction was executed, (This is abor true in




	int _e l.	INSTRUCTION SET REFERENCE	
	PUSH—Push	Word or Doubleword Onto the Stack (Continued)	
	SS:ESI ELSE (* Op ESP		
	Ft ELSE (* StackAddr IF OperandSize THEN SS SP ELSE (* Op SF 1 SS SP	Glaze 197) 10 19 - 22. (* push word 1) 9 - 9002. (* push word 1) 20 - 22. (* push word 2)	
	Flags Affected None.		
	Protected Mode	Exceptions	
	#GP(0)	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.	
		If the DS, ES, FS, or GS register is used to access memory and it contains a null segment selector.	
	ASS(0)	If a memory operand effective address is outside the SS segment limit.	
	#PF(fault-code)	If a page fault occurs.	
	#AC(0)	If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.	
1	Real-Address M	ide Exceptions	
	¢GP	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.	
6			
	1	3-651	




int _e l.		INSTRUCTION SET REFERENCE
POP-Po	p a Value from	the Stack
Opcode	Instruction	Description
8F /0	POP cetal	Pap top of stack into m10, instement stack pointer
81.0	POP m32	Pop top-of stack into /n32, increment stack ponter
55+ m	POP rt6	Pap top of stack into r16 increment stack pointer
58+ nt	POP rist	Pap top of stack into r32: increment stack pointer
1F	POP D6	Pop top of stack into DS, increment stack pointer
07	POPES	Pop top of stack into ES; increment stack pointer
0F 43	POP SS	Pap top of stack into SS; increment stack pointer
OF AT	POP FS	Pop top of stack into FS; increment stack pointer Pop top of stack into GS; increment stack pointer
df Ap	POP GS	Popilop of atack into GS, increment atack pointer
Description	6	
and then incru		stack to the location specified with the destination operasi r. The destination operand can be a general-purpose register ter.
bits—the sou mines the an address- and memod by 4 stack segmen in the current size attribute	ree address size), and ount the stack pointe operand-size attribut and, if they are 16, th Cs segment descripto code segment's segn and also the address-	ack segment determines the stack pointer size (16 bits or 37 the operand size attribute of the coursel code segment does r is incremented (2 bytes or 4 bytes). For example, if these is one 32, the 32-30 ESP register (stack pointery) is incre a lo-bit SP register is incremented by 2. (The B flag in the dimension the stack's address-size antibute, and the D flag ent descriptor, along with profiles, determines the operand is attribute of the destination operand.)
into the regist into a segme segment selec	er must be a sulid seg nt register automatic tor to be loaded into	he segment registers DS, ES, FS, GS, et SS, the value loads next selector. In protected mode, popping a segment selecto- illy causes the descriptor information associated with that the hiddes (shadow) part of the segment register and cause mation to be validated (see the "Operation" section below.
general proto sponding seg	ction fault. However, ment register is load	epped into the DS, ES, FS, or GS register without causing any subsequent attempt to reference a segment whose corre- d with a null value causes a general protection exception reference occurs and the saved value of the segment registe
	ruction cannot pop a RET instruction.	value into the CS register. To load the CS register from th
POP instruct register. For t	ion computes the eff he case of a 16-bit sta	register for addressing a destination operand in memory, the coice address of the operand after it increments the ESI ck where ESP wraps to this a neult of the POP instruction y write is processor-family-specific.
		3-56



	INSTRUCTION SET REFERENCE	int _e l.
	POP-Pop a Value from the Stack (Continued)	
	The POP ESP instruction increments the stack pointer (ESP) held is written irro the destitution.	er data at the old top of stack
	A POP SS instruction inhibits all interrupts, including the NMI is of the next instruction. This action allows sequential extension of instructions without the danger of houring an isotand stud, during a the LSS instruction is the preferred method of loading the SS and	POP SS and MOV ESP, EBP in interrupt ¹ . However, use of
	Operation	
	IF StackAddrSize 32 THEN	
	IF Operand Size 32 THEN	
	DEST SS:ESP: (* copy a doubleword *) ESP ESP + 4; ELSE (* OperandSize 16*)	
	DEST SS/ESP; (" copy a word ") ESP ESP + 2;	
	FI: ELSE (* StackAddföze 16*) IF OperandSize 16 THEN	
	DEST SS:SP; (* copy a word *) SP SP +2; ELSE (* OperandSize 32 *)	
	DEST SS:SP; (* copy a doubleword *) SP SP + 4;	
	FI;	
	Londing a segment register while in protected mode results in a described in the following listing. These checks are performed or segment descriptor it points to.	pecial checks and actions, as the segment selector and the
	IF 55 is loaded. THEN IF segment selector is null THEN AGP(0).	
	 Note that is a sensorice of elastroclosis that individually dotay intervises the first enhanced in it the sensorice as generated to dotay for entrance. Individual intervises and additional prediction of the set of the set of the set of the set of the set of the set of the set of the set of the prediction of the set of the set of the set of the set of the prediction. 	hut sudskepvent interrupt-delkying n wegaance
8		
	3-090	





Subroutine Instructions

Subroutine Instructions


- CALL label
 - Used to call a subroutine
 - PUSHes the instruction pointer (EIP) on the stack
 - jump to the label
 - does NOTHING else
- RET

10


- reverse of CALL
- POPs the instruction pointer (EIP) off the stack
- execution proceeds from the instruction after the CALL instruction
- Parameters?

11

	INSTRUCTO	ON SET REFERENCE	ine.
	CALL-C	all Procedure	
	Opcode	Instruction	Description
	E8 per	CALL mité	Call near, relative, displacement relative to next instruction
	68.00	CALL (9/32	Call near, relative, displacement relative to next instruction
	PT /2	CALL etm16	Call near, abecide indirect, address given in rimits
	FF.Q	CALL rm32	Call rear, absolute indirect, address given in r/m32
	94.cd 94.ct	CALL pittle 16 CALL pittle 32	Cell far, absolute, address given in operand Cell far, absolute, address given in operand
	11.0	CALL MITS 16	Call far, absolute indirect, address given in m16.16
	FFID	CALL mite 32	Call far, absolute indirect, address piven m m1d 32
	11.4	CHLCHING &	Carla, autora rater, autora pro-
	Description		
	dand) specify the first instr	ed with the destination ()	on the stack and branches to the procedure (called proce- targat) operand. The target operand specifies the address of educe. This operand can be an immediate value, a general- or.
	This instruct	ion can be used to execu	te foar different types of calls:
			e within the current code segment (the segment currently metimes referred to as an intrasegment call.
		-A call to a procedur sometimes referred to a	e located in a different segment than the current code is an intersempert call.
			far cell to a procedure in a segment at a different privilege accuting program or procedure.
			are located in a different task.
	The latter to protected inc the 14-32 fee on near, far, Architectory	to call types (inter-privi de. See the section titled of Architecture Software and inter-privilege-level	Rege-level call and task switch) can only be executed in "Calling Procedures Using Call and RET" in Chapter 6 of <i>Directoper 5 Neural</i> , <i>Volves I.</i> , for additional information calls, See Chapter 6, <i>Task Managersare</i> , in the 14-32 Intel Neurast, <i>Volves 2</i> , J. for information on performing task.
	(which conta use later os current code absolute offi- relative offi- the EIP regi	its the offset of the instr a return-instruction peix segment specified with at in the code segment (it (a signed displacement)	call, the procession products the value of the EB register statics following the CALL interactions struct the task (for rtre). The processor than branches to the stathers in this the target operand. The traget operand's specifies either an ithat is an effect from the base of the code segment) or a relative in the comment value of the simulation primera in te instruction following the CALL instruction). The CS
2			



	int _e l.	INSTRUCTION SET REFERENCE	
	CALL-Call Procedure (C	ontinued)	
	memory location (r/w/6 or r/wJ2), operand (16 or 32 bits), Absolute off size amibute is 16, the upper two maximum instruction pointer size of	is specified indirectly in a general-purpose regimer or a the operand-late attribute determines the size of the target is not loaded determines (in the ET regimer (in the operand- stes of the ETP regimer are closered to fix, resulting in a fidetix (When accessing an aboutine to their indirectly using man, the base value must is the value of the ESP before the	
	machine code level, it is encoded as	proceally specified as a lobel in assembly code, but at the signed, 16- or 32-bit immediate value. This value is added with absolute offsets, the operand-size attribute determines 22 bits).	
	address or virtual-8006 mode, the p register on to the stack for new on a ru- bursch? to the only segment and of date. Here the target openand species ($\mu\nu/h$ (h or $\mu\nu/h$ ($3/r$) or $\mu\nu/h$ ($3/r$) or $\mu\nu/h$ ($3/r$) or unity, μ - h ($\mu\nu$) (h (h) to generate and of using μ - h ($\mu\nu$) (h) (h) to generate and $\mu\nu$) (h) in dimension of $\mu\nu$) (h) in dimension of $\mu\nu$) (h) to generate and operands size) or h - h (h (h call to trans- the set of the of the (h or h (h) (h) (h) (h) (h (h)	China L-BBC Mode. Where successing a fixe call is real- more spatials the curve vision of forth the C-M and LFP men-features points. The presence of the parforms, "for example, the presence of the parform of the parform of the real sectors of the presence of the parform of the parform with a numery location ($66/6$ for $66/2$). With the fit of the curvely presence in each of the the transmission of the the curvely presence in the parform of the parform departicles a numery backtoric relation of the curvely presence departicles a numery backtoric relation of the curvely presence departicles a numery backtoric relation of the curvely presence of the fit of the displacement of the particles and the transmission departicles a numery backtoric relation of the curvely presence of the particles are the particle of the particle of the particle departicles are numery backtoric relation of the curvely presence of the transmission of the particle of the particle of the particle departicles are numery backtoric relation of the curvely presence of the particles are numeric of the particle of the particle of the departicles are numeric backtoric method the curvely particle of the particle departicles are numeric backtoric method the curvely particle of the particles of th	
	Far Calls in Protected Mode. W instruction can be used to perform th	on the processor is operating in protected mode, the CALL a following three types of the calls:	
	 Far call to the same privilege let 	el.	
	 Far call to a different privilege I Task switch (far call to another) 		
	access the corresponding descriptor	ways uses the segment selector part of the far address to in the GDT or LDT. The descriptor type (code segment, call ghts determine the type of call operation to be performed.	
	level is performed. (If the selected or regrant is non-conforming, a general privilege level in protected mode is w mode. The target operand specific (part/6.16 or part/6.12) or indirectly size attribute determines the size of	supports, it for call is as order apprent of the same periodized obsequent in a sin effector participle soft and the tode approtections exception is generated.) A for call to the same are absoluted for address either detectly with a posterior and absolute for address either detectly with a posterior and absolute for address either detectly with a posterior barrow. The posterior detectly with a posterior barrow. The other detectly and the software detectly is independent of the software detectly and the software barrow. The other detectly and the other three software barrow.	
13			
		3-19	



	INSTRUCTION SET REFERENCE	int _e l.	
	CALL—Call Procedure (Continued) TAIK-CATE FOR CATE FOR CA		
	#155 devolution specified with the the TSS is bury (low order 1 TSS regression and the the the TSS is bury (low order 1 TSS regression and the	5 bits set to 00001)	
	TAUR STATE BEOMANY PT 15 TA C - CPL or VPL CRT 55 Average Vendoart T5 on of available T6 R - State C - State C - State C - State PT 15 is not present PT 15		
	Flags Affected All flags are affected if a task switch occurs; no flags are affected	d if a task switch does not occur.	
14			
	3-65		

	int _e l.		INSTRUCTION SET REFERENCE
	RET-Re	turn from Proce	dure
	C3 C8 C2 to C4 to	RET RET RET RET anno10 RET anno10	Description Near retars to calling procedure For mann or binding procedure Near values to calling procedure and pop leven?d bytes for retars For nature to calling procedure and pop leven?d bytes from work
	usually place	gram control to a ret	em address located on the top of the stack. The address is U. instruction, and the return is made to the instruction that
	address is pe- stack that we the CALL in count to acc	pped; the default is no re passed to the called struction used to swite ess the new procedur	les the member of stack, bytes to be redenied affer this return in. This operand can be used to indicate parameters from the restriction of the state of the state of the state of the heat over the state of the state of the state of the state heat over the state of the state of the state of the state heat of the state of the state of the RET instruction must in specified in the word certar filled of the call gate.
	The RET ins	mattion can be used to	execute three different types of returns:
			ing precedure within the current code segment (the segment resister), sensitives referred to as an intrascurrent return.
	 Far return code seg 	n-A return to a calla mont, sometimes refer	g procedure located in a different segment than the current rod to as an intersegment return.
	 Inter-privile currently 	elege-level for return- executing program or	 A far rotum to a different privilege level that that of the procedure.
	titled "Callin	g Procedures Using C veloper's Monual, Vol-	c can only be executed in protected mode. See the section all and RUT [*] in Chapter 6 of the <i>l</i> -52 hard Architecture one <i>l</i> , for detailed information on near, far, and inter-privi-
	top of the star		receaser paps the rotum instruction pointer (offset) from the and begins program execution at the new instruction pointer.
	stack into the	EIP register, then pop processor then begin	censer pops the return instruction pointer from the top of the sthe segment selector from the top of the stack into the CS program execution in the new code segment at the new
5			
	1.1		3477






	INSTRUCTION SET REFERENCE	int _e l.
	RET—Return from Procedure (Continued)
	The mechanics of an inter-privilege-level far return are sim that the processor examines the privilege levels and access- being returned to determine if the control transfit is allow GS aggineer registers are cleased by the RET instruction du they rifer to segments that are not allowed to be accesses stack which also occurs on an inter-privilege level return, from the stack.	rights of the code and stuck segments of to be made. The DS, ES, FS, and ring an inter-privilege-level return if it the new revisivese level. Since a
	If parameters are passed to the called procedure during an i source operand must be used with the RET instruction to Here, the parameters are relaxed buth from the called pro- dure's stack (that is, the stack being returned to).	release the parameters on the return.
	Operation	
	* Now many ? * Now many ? * Now many ? * Now	as Thiến Kũ Phố, FT, 5 fran Kuốt T)
	(* Replandings mode or virtual-8096 mode *) IF ((PE 0) DB (PE 1 AND VM 1)) AND instruction THEN:	far witan
16		
	3.678	22




	int _e l.	INSTRUCTION SET REFERENCE
	RET-Return	n from Procedure (Continued)
	ELSE (* C	(perandSize=16 *) Pop()
	EP	EIP AND 0000FFFFH.
		Pop(): (* 16-bit pop: segment descriptor information also loaded *) PL) CPL:
	ESP	ESP + SRC: (* release parameters from called procedure's stack *)
	temp	ESP Pop(); SS Pop(); (* 16-bit pop; segment descriptor information also loaded *)
	(* se	gment descriptor information also loaded "I
		tempESP; sampES;
	FE	eament register (ES, FS, GS, and DS)
	DO,	
	F se	pment register points to data or non-conforming code segment. CPL > segment descriptor DPL (* DPL in hidden part of segment register *)
		THEN (* segment register invalid *)
	FL.	SegmentSelector 0; (" null segment selector ")
	CD:	
	For each of Et DO	5. FS. GS. and DS
	IF segme	nt selector index is not within descriptor table limits
		egment descriptor indicates the segment is not a data or addable code segment
	OR	the segment is a data or non-conforming code segment and the segment lescriptor's CPL < CPL or RPL of code segment's segment selector
		THEN
	00:	segment selector register null selector;
		SRC. (* release parameters from calling procedure's stack *)
	Flags Affected	
	None.	
	Protected Mod	e Exceptions
	#GP(0)	If the return code or stack segment selector null.
		If the return instruction pointer is not within the return code segment limit
	//GP(selector)	If the RPL of the return code segment selector is less then the CPL.
		If the return code or stack segment selector index is not within its descriptor table limits.
		If the return code segment descriptor does not indicate a code segment.
17		







	; Subroutine	print -terminated string with		
	/ writes hull	-terminated String with	address in eas	
	print:			
		d \0 character and cour	it length of string	
	1			
	mov	edi, eax	; use edi as index	
	30 V	edx, 0	/ initialize count	
	count: cmp	[edi], byte 0	; null char?	
	19	end count		
	inc	edx	; update index & count	
	inc	edi		
	jmp	short count		
	end_count:			
	; mak	e syscall to write		
		already has length of	string	
	;			
	nov	ecx, eax	/ Arg3: addr of message	
	nov	eax, SISCALL_WRITE		
	INOV	ebs, STDOUT	/ Argl: file descriptor	
	int	CSOh	; ask kernel to write	
	ret			
	; end of subr	outine		
19				



	linux3% cdb a.cut
	600 adb 19991004
	Copyright 1998 Free Software Foundation, Inc.
	(qdb) disas *pstart
	Dump of assembler code for function pstart:
	0x8048081 <pre>cstart>: mov 8eax,0x80490c0</pre>
	0x8048086 <pstart+5>: call 0x80480al <print></print></pstart+5>
	Gx804808b (pstart+10): mov %eas, 0x80490d
	0x8048090 <pstart+15>: call 0x80480a1 <print></print></pstart+15>
	0x8048095 <pexit>: mov %eax,0x1</pexit>
	0x804809a <pexit+5>: mov %ebx,0x0</pexit+5>
	0x804809f <pexit+10>: int 0x80</pexit+10>
	End of assembler dump.
1	(gdb) break *pstart
	Breakpoint 1 at 0x8048081
	(adb) break *print
	Breakpoint 2 at 0x80480a1
	Breakpoint 2 at Ux0040041
	(gdb) run
	Starting program: /afs/umbc.edu/users/c/h/chang/home/asm/sub/a.out
	Breakpoint 1, 0x8048081 in pstart ()
	(gdb) print/s Sesp
	81 = 0x7ffffb90
	(gdb) cont
	Continuing.
	-
	Breakpoint 2, 0x80480al in print ()
	(gdb) print/x Sesp
	32 = 0x7ffffb8c
	(gdb) x/lwx \$esp
	0x7ffffb8c: 0x0804808b
1	
20	

(gdb) cont	
Continuing.	
Nello Norld	
Breakpoint 2, 0x80480	at is exist ()
(gdb) print/s Seas	ar in princ ()
$53 = 0 \times 80490 \text{ cd}$	
(gdb) x/20cb ámsg2	
0x80490cd <mag2>:</mag2>	71 'G' 111 'o' 111 'o' 100 'd' 45 '-' 98
'b' 121 'v' 101 'e'	
0x80490d5 <msq2+8>;</msq2+8>	44 ',' 32 ' ' 98 'b' 108 '1' 117 'u' 101
'e' 32 ' ' 115 's'	** , 26 20 2 100 2 110 * 101
	107 'k' 121 'y' 10 '\n' 0 '\000'
(qdb) x/1wx Sesp	
0x7ffffb8c: 0x080	48095
(gdb) cont	
Continuing.	
Good-bye, blue sky	
Program exited normal	ly.
(qdb) quit	
linux39 exit	

