Digital Design: An Embedded Systems Approach Using Verilog

Chapter 4 Sequential Basics

Portions of this work are from the book, *Digital Design: An Embedded Systems Approach Using Verilog,* by Peter J. Ashenden, published by Morgan Kaufmann Publishers, Copyright 2007 Elsevier Inc. All rights reserved.

Sequential Basics

Verilog

- Sequential circuits
 - Outputs depend on current inputs and previous inputs
 - Store *state*: an abstraction of the history of inputs
- Usually governed by a periodic clock signal

D-Flipflops

Verilog

1-bit storage element We will treat it as a basic component



Other kinds of flipflops SR (set/reset), JK, T (toggle)

Registers

Store a multi-bit encoded value

- One D-flipflop per bit
- Stores a new value on each clock cycle





Pipelines Using Registers

Verilog

Total delay = $Delay_1 + Delay_2 + Delay_3$ Clock period = $Delay_1 + Delay_2 + Delay_3$ Interval between outputs > Total delay



Clock period = $max(Delay_1, Delay_2, Delay_3)$ Total delay = 3 × clock period Interval between outputs = 1 clock period

Digital Design — Chapter 4 — Sequential Basics

Pipeline Example

Verilog

 Compute the average of corresponding numbers in three input streams
 New values arrive on each clock edge

Verilog

Pipeline Example

```
assign a_plus_b = a + b;
  always @(posedge clk) begin // Pipeline register 1
    saved_a_plus_b <= a_plus_b;</pre>
    saved_c <= c;</pre>
  end
  assign sum = saved_a_plus_b + saved_c;
  always @(posedge clk) // Pipeline register 2
    saved_sum <= sum;</pre>
  assign sum_div_3 = saved_sum * 7'b0101010;
  always @(posedge clk) // Pipeline register 3
    avg <= sum_div_3;
endmodule
```

Blockdiagram

