





L	eT 1)	est Time i Memory S	n Seconc ize <i>n Bits</i>	ls)
Size	Nur	mber of Tes	t Algorithm	Operations
n	n	n X log ₂ n	n ^{3/2}	n ²
1 Mb	0.06	1.26	64.5	18.3 hr
4 Mb	0.25	5.54	515.4	293.2 hr
16 Mb	1.01	24.16	1.2 hr	4691.3 hr
64 Mb	4.03	104.7	9.2 hr	75060.0 hr
256 Mb	16.11	451.0	73.3 hr	1200959.9 hr
1 Gb	64.43	1932.8	586.4 hr	19215358.4 hr
2 Gb	128.9	3994.4	1658.6 hr	76861433.7 hr
			Memory cy	cle time = 60ns
25 March 2007				4























Fault		Functional fault
SAF	а	Cell stuck
SAF	b	Driver stuck
SAF	С	Read/write line stuck
SAF	d	Chip-select line stuck
SAF	е	Data line stuck
SAF	f	Open circuit in data line
CF	g	Short circuit between data lines
CF	h	Crosstalk between data lines
AF	<i>i</i>	Address line stuck
AF	j	Open circuit in address line
AF	k	Shorts between address lines
AF		Open circuit in decoder
AF	m	Wrong address access
AF	n	Multiple simultaneous address access
TF	0	Cell can be set to 0 (1) but not to 1 (0)















































I	redundant March Tests
Algorithm	Description
MATS	{
MATS+	{\$ (w0); ↑ (r0, w1); ▼ (r1, w0) }
MATS++	{ (w0); ↑ (r0, w1); ↓ (r1, w0, r0) }
MARCH X	{ ↓ (w0); ↑ (r0, w1); ↓ (r1, w0); ↓ (r0) }
MARCH	{ (w0); ↑ (r0, w1); ↑ (r1, w0);
C —	
MARCH A	{
MARCH Y	{ ¹ / (w0); [▲] (r0, w1, r1); (r1, w0, r0); ¹ / (r0) }
MARCH B	{ (w0); ↑ (r0, w1, r1, w0, r0, w1); ↑ (r1, w0, w1); ↓ (r1, w0, w1, w0); ↓ (r0, w1, w0) }

Algorithm	SAF	AF	TF	CF in	CF id	CF dvn	SCF	Linked Faults
MATS	All	Some						
MATS+	AII	AII						
MATS++	AII	AII	AII					
MARCH X	AII	AII	AII	AII				
MARCH C—	AII	AII	AII	AII	AII	All	AII	
MARCH A	AII	AII	AII	AII				Some
MARCH Y	All	AII	All	All				Some
MARCH B	AII	AII	All	AII				Some

Algorithm	Complexity
MATS	4 n
MATS+	5 n
MATS++	6 <i>n</i>
MARCH X	6 <i>n</i>
MARCH C—	10 <i>n</i>
MARCH A	15 <i>n</i>
MARCH Y	8 <i>n</i>
MARCH B	17 <i>n</i>





























DRAM/SRAM Fault Mode	ling
DRAM or SRAM Faults Shorts & opens in memory cell array	Model SAF,SCF
Shorts & opens in address decoder Access time failures in address decoder Coupling capacitances between cells	AF Functional CF
Bit line shorted to word line Transistor gate shorted to channel Transistor stuck-open fault	IDDQ IDDQ SOE
Pattern sensitive fault Diode-connected transistor 2 cell short	PSF
Gate oxide short Bridging fault	
25 March 2007	57



Faults only in DRAM	Model
Data retention fault (sleeping sickness)	DRF
Refresh line stuck-at fault	SAF
Bit-line voltage imbalance fault	PSF
Coupling between word and bit line	CF
Single-ended bit-line voltage shift	PSF
Precharge and decoder clock overlap	AF







