

# VLSI Design Verification and Testing

---

## Memory Testing

Mohammad Tehranipoor  
Electrical and Computer Engineering  
University of Connecticut

---

25 March 2007

1

## Overview

---


- Motivation and introduction
- Functional model of a memory
- A simple minded test and its limitations
- Fault models
- March tests and their capabilities
- Neighborhood tests
- Summary

---

25 March 2007

2

## Memory Cells Per Chip



25 March 2007

3

## Test Time in Seconds (Memory Size $n$ Bits)

Size $n$	Number of Test Algorithm Operations			
	$n$	$n \times \log_2 n$	$n^{3/2}$	$n^2$
<b>1 Mb</b>	<b>0.06</b>	<b>1.26</b>	<b>64.5</b>	<b>18.3 hr</b>
<b>4 Mb</b>	<b>0.25</b>	<b>5.54</b>	<b>515.4</b>	<b>293.2 hr</b>
<b>16 Mb</b>	<b>1.01</b>	<b>24.16</b>	<b>1.2 hr</b>	<b>4691.3 hr</b>
<b>64 Mb</b>	<b>4.03</b>	<b>104.7</b>	<b>9.2 hr</b>	<b>75060.0 hr</b>
<b>256 Mb</b>	<b>16.11</b>	<b>451.0</b>	<b>73.3 hr</b>	<b>1200959.9 hr</b>
<b>1 Gb</b>	<b>64.43</b>	<b>1932.8</b>	<b>586.4 hr</b>	<b>19215358.4 hr</b>
<b>2 Gb</b>	<b>128.9</b>	<b>3994.4</b>	<b>1658.6 hr</b>	<b>76861433.7 hr</b>

Memory cycle time = 60ns

25 March 2007

4

## Faults

- ***System*** -- Mixed electronic, electromechanical, chemical, and photonic system (MEMS technology)
- ***Failure*** -- Incorrect or interrupted system behavior
- ***Error*** -- Manifestation of fault in system
- ***Fault*** -- Physical difference between good & bad system behavior

25 March 2007

5

## Fault Types

- **Fault types:**
  - ***Permanent*** -- System is broken and stays broken the same way indefinitely
  - ***Transient*** -- Fault temporarily affects the system behavior, and then the system reverts to the *good* machine -- time dependency, caused by environmental condition
  - ***Intermittent*** -- Sometimes causes a failure, sometimes does not

25 March 2007

6

## Failure Mechanisms

- **Permanent faults:**
  - **Missing/Added Electrical Connection**
  - **Broken Component (IC mask defect or silicon-to-metal connection)**
  - **Burnt-out Chip Wire**
  - **Corroded connection between chip & package**
  - **Chip logic error (Pentium division bug)**

25 March 2007

7

## Failure Mechanisms (Continued)

- **Transient Faults:**
  - **Cosmic Ray**
  - **An  $\alpha$  particle (ionized Helium atom)**
  - **Air pollution (causes wire short/open)**
  - **Humidity (temporary short)**
  - **Temperature (temporary logic error)**
  - **Pressure (temporary wire open/short)**
  - **Vibration (temporary wire open)**
  - **Power Supply Fluctuation (logic error)**
  - **Electromagnetic Interference (coupling)**
  - **Static Electrical Discharge (change state)**
  - **Ground Loop (misinterpreted logic value)**

25 March 2007

8

## Failure Mechanisms (Continued)

- **Intermittent Faults:**
  - **Loose Connections**
  - **Aging Components (changed logic delays)**
  - **Hazards and Races in critical timing paths (bad design)**
  - **Resistor, Capacitor, Inductor variances (timing faults)**
  - **Physical Irregularities (narrow wire -- high resistance)**
  - **Electrical Noise (memory state changes)**

25 March 2007

9

## Fault Modeling


- ***Behavioral* (black-box) Model -- State machine modeling all memory content combinations -- Intractable**
- ***Functional* (gray-box) Model -- Used**
- ***Logic Gate* Model -- Not used Inadequately models transistors & capacitors**
- ***Electrical* Model -- Very expensive**
- ***Geometrical* Model -- Layout Model**
  - **Used with *Inductive Fault Analysis***

25 March 2007

10

# Memory Test Levels


**Chip,  
Array, &  
Board**



25 March 2007

11

# Functional Model



25 March 2007

12


## Reduced Functional Model (van de Goor)

- $n$  Memory bits,  $B$  bits/word,  $n/B$  addresses
- Access happens when Address Latch contents change
- Low-order address bits operate column decoder, high-order operate row decoder
- read -- Precharge bit lines, then activate row
- write -- Keep driving bit lines during evaluation
- Refresh -- Read all bits in 1 row and simultaneously refresh them

25 March 2007

13

## Simplified Functional Model



25 March 2007

14

## A simple minded test

```
for cell := 0 to n - 1 (or any other order) do  
  write 0 to A [cell];  
  read A [cell]; { Expected value = 0}  
  write 1 to A [cell];  
  read A [cell]; { Expected value = 1 }  
end for;
```

What does this test achieve?

What kind of faults does it detect and its fault coverage?

25 March 2007

15

## Functional Faults

Fault		Functional fault
SAF	<i>a</i>	Cell stuck
SAF	<i>b</i>	Driver stuck
SAF	<i>c</i>	Read/write line stuck
SAF	<i>d</i>	Chip-select line stuck
SAF	<i>e</i>	Data line stuck
SAF	<i>f</i>	Open circuit in data line
CF	<i>g</i>	Short circuit between data lines
CF	<i>h</i>	Crosstalk between data lines
AF	<i>i</i>	Address line stuck
AF	<i>j</i>	Open circuit in address line
AF	<i>k</i>	Shorts between address lines
AF	<i>l</i>	Open circuit in decoder
AF	<i>m</i>	Wrong address access
AF	<i>n</i>	Multiple simultaneous address access
TF	<i>o</i>	Cell can be set to 0 (1) but not to 1 (0)
NPSE	<i>p</i>	Pattern sensitive cell interaction

25 March 2007

16



## Reduced Functional Faults


	Fault
<b>SAF</b>	<b>Stuck-at fault</b>
<b>TF</b>	<b>Transition fault</b>
<b>CF</b>	<b>Coupling fault</b>
<b>NPSF</b>	<b>Neighborhood Pattern Sensitive fault</b>

25 March 2007


17

## Stuck-at Faults

- **Condition:** For each cell, must read a 0 and a 1.



(a) State diagram of a good cell.



(b) SA0 fault.


(c) SA1 fault.

25 March 2007

18

## Transition Faults

- Cell fails to make  $0 \rightarrow 1$  or  $1 \rightarrow 0$  transition
- **Condition:** Each cell must undergo a  $\uparrow$  transition and a  $\downarrow$  transition, and be read after such, before undergoing any further transitions.



<  $\uparrow$  /  $\downarrow$  > transition fault

25 March 2007

19

## Coupling Faults

- **Coupling Fault (CF):** Transition in bit  $j$  causes unwanted change in bit  $i$
- **2-Coupling Fault:** Involves 2 cells, special case of  $k$ -Coupling Fault
  - Must restrict  $k$  cells to make practical
- **Inversion and Idempotent CFs** -- special cases of **2-Coupling Faults**
- **Bridging and State Coupling Faults** involve any # of cells, caused by logic level
- **Dynamic Coupling Fault (CFdyn)** -- Read or write on  $j$  forces  $i$  to 0 or 1

25 March 2007

20


## Inversion Coupling Faults (CFin)

- $\uparrow$  or  $\downarrow$  in cell  $j$  inverts contents of cell  $i$
- **Condition:** For all cells that are coupled, each should be read after a series of possible CFin's may have occurred, and the # of coupled cell transitions must be odd (to prevent the CFin's from masking each other).
- $\langle \uparrow; \uparrow \rangle$  and  $\langle \downarrow; \downarrow \rangle$

25 March 2007

21


## Good Machine State Transition Diagram



25 March 2007

22

## CFin State Transition Diagram



(b) State diagram of an  $\langle \uparrow; \downarrow \rangle$  CFin.

25 March 2007

23


## Idempotent Coupling Faults (CFid)

- $\uparrow$  or  $\downarrow$  transition in  $j$  sets cell  $i$  to 0 or 1
- **Condition:** For all coupled faults, each should be read after a series of possible CFids may have happened, such that the sensitized CFids do not mask each other.
- **Asymmetric:** coupled cell only does  $\uparrow$  or  $\downarrow$
- **Symmetric:** coupled cell does both due to fault
- $\langle \uparrow; 0 \rangle, \langle \uparrow; 1 \rangle, \langle \downarrow; 0 \rangle, \langle \downarrow; 1 \rangle$

25 March 2007

24

## CFid Example



(c) State diagram of an  $\langle \uparrow; 1 \rangle$  CFid.

25 March 2007

25

## Dynamic Coupling Faults (CFdyn)

- Read or write in cell of 1 word forces cell in different word to 0 or 1
- $\langle r0 \mid w0 ; 0 \rangle$ ,  $\langle r0 \mid w0 ; 1 \rangle$ ,  
 $\langle r1 \mid w1 ; 0 \rangle$ , and  $\langle r1 \mid w1 ; 1 \rangle$ 
  - $\mid$  Denotes "OR" of two operations
- More general than CFid, because a CFdyn can be sensitized by any read or write operation

25 March 2007

26

## Bridging Faults


- Short circuit between 2+ cells or lines
- 0 or 1 state of *coupling cell*, rather than coupling cell transition, causes *coupled cell* change
- Bidirectional fault -- *i* affects *j*, *j* affects *i*
- **AND Bridging Faults (ABF):**
  - $\langle 0,0 / 0,0 \rangle, \langle 0,1 / 0,0 \rangle, \langle 1,0 / 0,0 \rangle, \langle 1,1 / 1,1 \rangle$
- **OR Bridging Faults (OBF):**
  - $\langle 0,0 / 0,0 \rangle, \langle 0,1 / 1,1 \rangle, \langle 1,0 / 1,1 \rangle, \langle 1,1 / 1,1 \rangle$

25 March 2007

27

## State Coupling Faults

- *Coupling cell / line j* is in a given state *y* that forces *coupled cell / line i* into state *x*
- $\langle 0;0 \rangle, \langle 0;1 \rangle, \langle 1;0 \rangle, \langle 1;1 \rangle$




(b) Diagram of a state coupling fault (SCF) <1; 1>.

25 March 2007

28


## Fault Modeling Example 1



25 March 2007

29

## Fault Modeling Example 2



25 March 2007

30

## March Test Notation

- **r0** -- Read a 0 from a memory location
- **r1** -- Read a 1 from a memory location
- **w0** -- Write a 0 to a memory location
- **w1** -- Write a 1 to a memory location
- **↑** -- Write a 1 to a cell containing 0
- **↓** -- Write a 0 to a cell containing 1

25 March 2007

31

## March Test Notation (Continued)

- **↕** -- Complement the cell contents
- **↑↑** -- Increasing memory addressing
- **↓↓** -- Decreasing memory addressing
- **↕↕** -- Either increasing or decreasing

25 March 2007

32



## Functional RAM Testing with March Tests

- **March Tests can detect AFs -- NPSF Tests Cannot**
- **Conditions for AF detection:**
  - Need  $\uparrow\uparrow (r\ x, w\ \bar{x})$
  - Need  $\downarrow\downarrow (r\ \bar{x}, w\ x)$

25 March 2007

33

## MATS+ March Test

**M0:** { March element  $\updownarrow (w0)$  }  
for cell := 0 to n - 1 (or any other order) do  
write 0 to A [cell];

**M1:** { March element  $\uparrow\uparrow (r0, w1)$  }  
for cell := 0 to n - 1 do  
read A [cell]; { Expected value = 0 }  
write 1 to A [cell];


**M2:** { March element  $\downarrow\downarrow (r1, w0)$  }  
for cell := n - 1 down to 0 do  
read A [cell]; { Expected value = 1 }  
write 0 to A [cell];

25 March 2007

34

## MATs+ Example

### Cell (2,1) SA0 Fault




**MATs+:**  
 { M0:  $\updownarrow$ (w0); M1:  $\uparrow$ (r0, w1); M2:  $\downarrow$ (r1, w0) }

25 March 2007

35

## MATs+ Example

### Cell (2, 1) SA1 Fault




**MATs+:**  
 { M0:  $\updownarrow$ (w0); M1:  $\uparrow$ (r0, w1); M2:  $\downarrow$ (r1, w0) }

25 March 2007

36

## MATS+ Example: Multiple AF Type C

- Cell (2,1) is not addressable
- Address (2,1) maps into (3,1) & vice versa
- Can't write (2,1), read (2,1) gives random #



**MATS+:**

{ M0: ↓ (w0); M1: ↑ (r0, w1); M2: ↓ (r1), w0 }

25 March 2007

37

## Address Decoder Faults (ADFs)

- Address decoding error assumptions:
  - Decoder does not become sequential
  - Same behavior during both read & write
- Multiple ADFs must be tested for
- Decoders have CMOS stuck-open faults

<i>Fault 1</i>	<i>Fault 2</i>	<i>Fault 3</i>	<i>Fault 4</i>
No Cell Accessed for $A_x$	No Address to Access cell $C_x$	Multiple Cells Accessed with $A_y$	Multiple Addresses for Cell $C_x$

25 March 2007

38

## Theorem 9.2

- **A March test satisfying conditions 1 & 2 detects all address decoder faults.**
- ... Means any # of read or write operations
- **Before condition 1, must have  $wx$  element**
  - $x$  can be 0 or 1, but must be consistent in test

Condition	March element
1	$\uparrow\uparrow (rx, \dots, w \bar{x})$
2	$\downarrow\downarrow (r \bar{x}, \dots, wx)$

25 March 2007

39

## Irredundant March Tests

Algorithm	Description
<b>MATS</b>	$\{ \downarrow (w0); \downarrow (r0, w1); \downarrow (r1) \}$
<b>MATS+</b>	$\{ \downarrow (w0); \uparrow (r0, w1); \downarrow (r1, w0) \}$
<b>MATS++</b>	$\{ \downarrow (w0); \uparrow (r0, w1); \downarrow (r1, w0, r0) \}$
<b>MARCH X</b>	$\{ \downarrow (w0); \uparrow (r0, w1); \downarrow (r1, w0); \downarrow (r0) \}$
<b>MARCH C—</b>	$\{ \downarrow (w0); \uparrow (r0, w1); \uparrow (r1, w0); \downarrow (r0, w1); \downarrow (r1, w0); \downarrow (r0) \}$
<b>MARCH A</b>	$\{ \downarrow (w0); \uparrow (r0, w1, w0, w1); \uparrow (r1, w0, w1); \downarrow (r1, w0, w1, w0); \downarrow (r0, w1, w0) \}$
<b>MARCH Y</b>	$\{ \downarrow (w0); \uparrow (r0, w1, r1); \downarrow (r1, w0, r0); \downarrow (r0) \}$
<b>MARCH B</b>	$\{ \downarrow (w0); \uparrow (r0, w1, r1, w0, r0, w1); \uparrow (r1, w0, w1); \downarrow (r1, w0, w1, w0); \downarrow (r0, w1, w0) \}$

25 March 2007

40

## Irredundant March Test Summary

Algorithm	SAF	AF	TF	CF in	CF id	CF dyn	SCF	Linked Faults
<b>MATS</b>	All	Some						
<b>MATS+</b>	All	All						
<b>MATS++</b>	All	All	All					
<b>MARCH X</b>	All	All	All	All				
<b>MARCH C</b>	All	All	All	All	All	All	All	
<b>MARCH A</b>	All	All	All	All				Some
<b>MARCH Y</b>	All	All	All	All				Some
<b>MARCH B</b>	All	All	All	All				Some

25 March 2007

41

## March Test Complexity

Algorithm	Complexity
<b>MATS</b>	<b><math>4n</math></b>
<b>MATS+</b>	<b><math>5n</math></b>
<b>MATS++</b>	<b><math>6n</math></b>
<b>MARCH X</b>	<b><math>6n</math></b>
<b>MARCH C</b>	<b><math>10n</math></b>
<b>MARCH A</b>	<b><math>15n</math></b>
<b>MARCH Y</b>	<b><math>8n</math></b>
<b>MARCH B</b>	<b><math>17n</math></b>

25 March 2007


42

# Neighborhood Pattern Sensitive Coupling Faults

25 March 2007

43

# RAM Organization



25 March 2007

44

## Notation


- **ANPSF -- Active Neighborhood Pattern Sensitive Fault**
- **APNPSF -- Active and Passive Neighborhood PSF**
- **Neighborhood -- Immediate cluster of cells whose pattern makes base cell fail**
- **NPSF -- Neighborhood Pattern Sensitive Fault**
- **PNPSF -- Passive Neighborhood PSF**
- **SNPSF -- Static Neighborhood Pattern Sensitive Fault**

25 March 2007

45

## Type 1 Active NPSF

- **Active:** Base cell changes when one deleted neighborhood cell transitions
- **Condition for detection & location:** Each base cell must be read in state 0 and state 1, for all possible deleted neighborhood pattern changes.




25 March 2007

46

## Type 2 Active NPSF

- **Used when diagonal couplings are significant, and do not necessarily cause horizontal/vertical coupling**



25 March 2007

47

## Passive NPSF

- ***Passive:* A certain neighborhood pattern prevents the base cell from changing**
- ***Condition for detection and location:* Each base cell must be written and read in state 0 and in state 1, for all deleted neighborhood pattern changes.**

25 March 2007

48



## Static NPSF

- ***Static***: Base cell forced into a particular state when deleted neighborhood contains particular pattern.
- Differs from *active* -- need not have a transition to sensitive SNPSF
- ***Condition for detection and location***: Apply all 0 and 1 combinations to *k*-cell neighborhood, and verify that each base cell was written.

## Summary

- Functional and fault model of memory
  - Many fault models
- March tests and their capabilities
  - Variety of tests
- Neighborhood pattern sensitive tests
  - Variety of fault models and tests

---

## Appendix

---

25 March 2007

51

---

## Density and Defect Trends

---

- **1970 -- DRAM Invention (Intel) 1024 bits**
  - **1993 -- 1st 256 MBit DRAM papers**
  - **1997 -- 1st 256 MBit DRAM samples**
    - **1 ¢/bit -->  $120 \times 10^{-6}$  ¢/bit**
  - **Kilburn -- Ferranti Atlas computer (Manchester U.) -- Invented Virtual Memory**
    - **1997 -- Cache DRAM -- SRAM cache + DRAM now on 1 chip**
- 

25 March 2007

52

## Physical Failure Mechanisms


- Corrosion
- Electromigration
- Bonding Deterioration -- *Au* package wires interdiffuse with *A*/chip pads
- Ionic Contamination --  $Na^+$  diffuses through package and into FET gate oxide
- Alloying -- *A*/migrates from metal layers into *Si* substrate
- Radiation and Cosmic Rays -- 8 MeV, collides with *Si* lattice, generates *n* - *p* pairs, causes *soft memory error*

25 March 2007


53

## Multiple Fault Models

- Coupling Faults: In real manufacturing, any # can occur simultaneously
- Linkage: A fault influences behavior of another
- Example March test that fails:
  - $\{\uparrow(w0); \uparrow(r0, w1); \downarrow(w0, w1); \downarrow(r1)\}$
  - Works only when faults not linked



(a) Unlinked faults.




(b) Linked faults.

25 March 2007

54

## Fault Hierarchy




25 March 2007

55

## Tests for Linked AFs

- **Cases 1, 2, 3 & 5 -- Unlinked**
- **Cases 4 & 6 -- Linked**



25 March 2007

56

## DRAM/SRAM Fault Modeling

<b>DRAM or SRAM Faults</b>	<b>Model</b>
<b>Shorts &amp; opens in memory cell array</b>	<b>SAF,SCF</b>
<b>Shorts &amp; opens in address decoder</b>	<b>AF</b>
<b>Access time failures in address decoder</b>	<b>Functional</b>
<b>Coupling capacitances between cells</b>	<b>CF</b>
<b>Bit line shorted to word line</b>	<b>IDDQ</b>
<b>Transistor gate shorted to channel</b>	<b>IDDQ</b>
<b>Transistor stuck-open fault</b>	<b>SOF</b>
<b>Pattern sensitive fault</b>	<b>PSF</b>
<b>Diode-connected transistor 2 cell short</b>	
<b>Open transistor drain</b>	
<b>Gate oxide short</b>	
<b>Bridging fault</b>	

25 March 2007

57

## SRAM Only Fault Modeling

<b>Faults found only in SRAM</b>	<b>Model</b>
<b>Open-circuited pull-up device</b>	<b>DRF</b>
<b>Excessive bit line coupling capacitance</b>	<b>CF</b>

25 March 2007

58

## DRAM Only Fault Modeling


Faults only in DRAM	Model
Data retention fault (sleeping sickness)	DRF
Refresh line stuck-at fault	SAF
Bit-line voltage imbalance fault	PSF
Coupling between word and bit line	CF
Single-ended bit-line voltage shift	PSF
Precharge and decoder clock overlap	AF

25 March 2007

59

## Type 1 Tiling Neighborhoods

- Write changes  $k$  different neighborhoods
- Tiling Method:** Cover all memory with non-overlapping neighborhoods



25 March 2007

60

## Two Group Method

- Only for Type-1 neighborhoods
- Use checkerboard pattern, cell is simultaneously a base cell in group 1, and a deleted neighborhood cell in 2

```
A b B b A b B b
b C b D b C b D
B b A b B b A b
b D b C b D b C
A b B b A b B b
b C b D b C b D
B b A b B b A b
b D b C b D b C
```

(a) Labels of cells of group-1.

```
b A b B b A b B
C b D b C b D b
b B b A b B b A
D b C b D b C b
b A b B b A b B
C b D b C b D b
b B b A b B b A
D b C b D b C b
```

(b) Labels of cells of group-2.

25 March 2007

61

## RAM Tests for Layout-Related Faults

### *Inductive Fault Analysis:*

- 1 Generate defect sizes, location, layers based on fabrication line model
- 2 Place defects on layout model
- 3 Extract defective cell schematic & electrical parameters
- 4 Evaluate cell testing

25 March 2007

62

## Memory Testing Summary

---

- **Multiple fault models are essential**
- **Combination of tests is essential:**
  - **March – SRAM and DRAM**
  - **NPSF -- DRAM**
  - **DC Parametric -- Both**
  - **AC Parametric -- Both**
- ***Inductive Fault Analysis* is now required**