Pass Gate Logic
An alternative to implementing complex logic is to realize it using a logic network of pass transistors (switches).


We have already observed a series connection of two switches implements AND while a parallel connection implements OR.

$\overline{\mathrm{B}}$ is not redundant, it ensures a low impedance path exists when B is low.

Pass Gate Logic

Advantage: fast and simple.
Complex gates can be implemented using minimum number of transistors, which also reduces parasitics.

Static and dynamic performance depends on a switch with low parasitic resistance and capacitance.



Therefore, pass gate networks are often constructed from bi-directional transmission gates.

Pass Gate Logic
Both transistors are important:


Here, $\mathrm{M}_{\mathrm{n}}$ turns off when $\mathrm{V}_{\mathrm{B}}$ reaches ( $5-\mathrm{V}_{\mathrm{Tn}}$ ) or approximately 3.5 V !
Note, the $\mathrm{V}_{\mathrm{Tn}}$ is increased due to the body effect.

This reduces the noise margin and increases static power dissipation.

Also, the resistance of the switch increases dramatically when the output voltage reaches $\mathrm{V}_{\mathrm{in}}-\mathrm{V}_{\mathrm{Tn}}$ (linear mode).

The combination of both an PMOS and NMOS avoids this problem but requires that the control and its complement be available.

Pass Gate Logic
Transmission gates can implement complex gates very efficiently


2-to-1 MUX requires 6 transistors


XOR requires 6 transistors

## Design Issues

- Resistance


Parallel connection of resistances $R_{n}$ and $R_{p}$

$$
\begin{aligned}
& \mathrm{R}_{\mathrm{n}}=\left(\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\text {out }}\right) / \mathrm{I}_{\mathrm{n}} \\
& \mathrm{R}_{\mathrm{p}}=\left(\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\text {out }}\right) / \mathrm{I}_{\mathrm{p}}
\end{aligned}
$$

Currents are dependent on $\mathrm{V}_{\text {out }}$ and operation region

Pass Gate Logic Design Issues

- Resistance (cont).

During the low-to-high transition, the pass transistors pass through several operation modes.

As $\mathrm{V}_{\mathrm{GS}}$ is always equal to $\mathrm{V}_{\mathrm{DS}}$, the NMOS is either in saturation or off.
The $\mathrm{V}_{\mathrm{GS}}$ of the PMOS is $\mathrm{V}_{\mathrm{DD}}$, and the device changes from saturation to linear.$\mathrm{V}_{\text {out }}<\left|\mathrm{V}_{\mathrm{Tn}}\right|$ : NMOS and PMOS saturated.
O
$O \mathrm{~V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{Tn}}<\mathrm{V}_{\text {out }}$ : NMOS cutoff, PMOS linear.

It is important to incorporate the body effect when computing $I_{p}$ and $I_{n}$.

The expression for the resistance of a pass gate without the body effect.

$$
R_{e q} \approx \frac{1}{k_{n}\left(V_{D D}-V_{T n}\right)+k_{p}\left(V_{D D}-\left|V_{T p}\right|\right)}
$$

Pass Gate Logic Design Issues
$\square$ Resistance (cont).
Simulated values of :

$$
R_{e q}=R_{p} / / R_{n}
$$


$\mathrm{R}_{\mathrm{eq}}$ is relatively constant at $10 \mathrm{k} \Omega$ so a constant resistance switch model is reasonable.

Pass Gate Logic Design Issues

- Delay


In order to analyze the response, let's replace the pass gates with $\mathrm{R}_{\mathrm{eq}} \mathrm{s}$.


Delay is found by solving a set of differential equations of the form:

$$
\frac{\partial V_{i}}{\partial t}=\frac{1}{R_{e q} C}\left(V_{i+1}+V_{i-1}-2 V_{i}\right)
$$

Pass Gate Logic Design Issues

- Delay (cont).

An estimate of the dominant time constant at the output of $n$ pass gates:

$$
\tau\left(V_{n}\right)=\sum_{k=0}^{n} C R_{e q} k=C R_{e q} \frac{n(n+1)}{2}
$$

Propagation delay is proportional to $n^{2}$ !

For large $n$, it is better to break the chain every $m$ switches and insert buffers:


Total delay assuming buffer delay is $t_{\text {buf }}$ is:

$$
t_{p}=0.69\left[\frac{n}{m} C R_{e q} \frac{m(m+1)}{2}\right]+\left(\frac{n}{m}-1\right) t_{b u f}=0.69\left[C R_{e q} \frac{n(m+1)}{2}\right]+\left(\frac{n}{m}-1\right) t_{b u f}
$$

Pass Gate Logic Design Issues

■ Delay (cont).
Here, delay exhibits only a linear dependence on the \# of switches $n$.

The optimal number of switches, $m_{\mathrm{opt}}$, between buffers is found:

$$
\frac{\partial t_{p}}{\partial m}=0 \longrightarrow m_{o p t}=1.7 \sqrt{\frac{t_{p b u f}}{C R_{e q}}}
$$

As $t_{\text {buf }}$ increases, the number of switches grows.

In current technologies, $m_{\mathrm{opt}}$ is typically 3 or 4.

For example, assume $\mathrm{R}_{\mathrm{eq}}=10 \mathrm{k} \Omega, \mathrm{C}=10 \mathrm{fF}$, and $\mathrm{t}_{\mathrm{pbuf}}=500 \mathrm{ps}$.
This yields an optimal value of $m$ equal to 3.8.

Therefore, a buffer every 4 transmission gates is suggested.

Pass Gate Logic Design Issues

- Transistor sizing

Pass gate logic family is a member of the ratioless logic class.

The dc characteristics are not affected by the sizes.

Performance, to the first order, is not impacted by changing the W/L.
Increasing the size reduces the resistance, but this is offset by the increase in diffusion capacitance.

Therefore, minimum sized devices should ALWAYS be used, unless the chain drives a significant external load capacitance.

In this case, ordering transistors from largest to smallest in the pass gate chain will help reduce delay.

This is analogous to the argument given earlier for logic gate transistors close to the output.

## NMOS-Only Transmission Gate

Disadvantages of pass gate:
■ Requires both NMOS and PMOS, in different wells.

- Both true and complemented polarities of the control signal needed.
$\square$ Parallel connection of both transistors increases node capacitance.

Therefore, an NMOS-only version is advantageous.

Problems:
$\square$ Reduced noise margins due to the threshold voltage drop.
$\square$ Static power consumption.


## NMOS-Only Transmission Gate

One solution is to add a PMOS device, called a level restorer.
Level restorer


The output of the inverter is "feedback" as a control signal.
It turns on when the inverter output goes low $\left(\mathrm{V}_{\text {out }}<\mathrm{V}_{\mathrm{DD}}-\left|\mathrm{V}_{\text {tp }}\right|\right)$ and restores node $X$ to $\mathrm{V}_{\mathrm{DD}}$.
This eliminates the static power consumed.

However, the size of the PMOS transistor is important, since a conflict is created during switching.

For example, assume node $A=0$, storage node $X=\mathrm{V}_{\mathrm{DD}}$ and $B=0->1$.
A conducting path exists from $V_{D D}-\mathrm{M}_{\mathrm{r}}-\mathrm{M}_{\mathrm{n}}-\mathrm{M}_{3}-\mathrm{GND}$.

## NMOS-Only Transmission Gate

Let $R_{r}, R_{n}$ and $R_{3}$ represent the resistances of transistors $M_{r}, M_{n}$ and $M_{3}$.

If $\mathrm{R}_{\mathrm{r}}$ is too small, it will be impossible to bring node $X$ below $\mathrm{V}_{\mathrm{M}}$.
This is called the writability problem, used in reference to feedback circuits.

Let's simplify the analysis of finding the switching point by grounding $\mathrm{M}_{\mathrm{r}}$ 's input (open the feedback loop).

Assume $\mathrm{M}_{\mathrm{r}}$ is in linear mode, $\mathrm{M}_{\mathrm{n}}$ is in saturation and $\mathrm{V}_{\mathrm{A}}$ is close to GND.

$$
\begin{align*}
& I=k_{3}\left(V_{D D}-V_{T n}\right) V_{A} \quad \text { (linear) }  \tag{1}\\
& I=\frac{k_{n}}{2}\left(V_{B}-V_{A}-V_{T n}\right)^{2} \quad\left(\text { for } V_{X}=V_{M}\right)  \tag{2}\\
& I=k_{r}\left[\left(V_{D D}-\left|V_{T p}\right|\right)\left(\left(V_{D D}-V_{M}\right)-\frac{\left(V_{D D}-V_{M}\right)^{2}}{2}\right)\right] \tag{3}
\end{align*}
$$

I is set by (3), which allows $V_{A}$ to be found via (1) and then $V_{B}$ as a function of the $k$ parameters (the objective).

## NMOS-Only Transmission Gate

Let's set the condition that $\mathrm{V}_{\mathrm{B}}<\mathrm{V}_{\mathrm{DD}}$-- in other words, some value of $\mathrm{V}_{\mathrm{B}}$ less than $\mathrm{V}_{\mathrm{DD}}$ will set $\mathrm{V}_{\mathrm{X}}<\mathrm{V}_{\mathrm{M}}$ (which allows the inverter to switch).

Assume the sizes of $\mathrm{M}_{3}$ and $\mathrm{M}_{\mathrm{n}}$ are identical and $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{Tn}}=\left|\mathrm{V}_{\mathrm{Tp}}\right|=0.75 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{M}}=2.5 \mathrm{~V}$ :

$$
V_{B}=3.87 \sqrt{\frac{k_{r}}{k_{n}}}+1.76 \frac{k_{r}}{k_{n}}+0.75 \leq 5 V
$$

The boundry condition for this constraint to be valid is $m=\mathrm{k}_{\mathrm{n}} / \mathrm{k}_{\mathrm{p}}>1.55$.
Smaller values do not allow the inverter to switch.

Using a value of 3 is reasonable, which amounts to making the NMOS pass gate transistor equal to PMOS restoring device.

What about performance?
Adding the level restorer increases the capacitance at $\mathrm{V}_{\mathrm{X}}$.
Also, the rise time of the inverter is slowed due to the fight.

## NMOS-Only Transmission Gate

However, the fall time is improved slightly.


A second method of implementing NMOS-only pass gate networks is to change $V_{T}$ (if your manufacturer supports it).

A zero $\mathrm{V}_{\mathrm{T}}$ transistor for $\mathrm{M}_{\mathrm{n}}$ (a natural device) is one possibility.

This logic style is called Complementary Pass-Transistor Logic (CPL).

## CPL

Examples:


Properties:

- They are differential circuits.

Eliminates inverters and allows minimal implementations, e.g., XOR.
$\square$ CPL is static (low impedance connection to $\mathrm{V}_{\mathrm{DD}}$ and GND).
$\square \mathrm{V}_{\mathrm{T}}$ (including body effect) is reduced to below $\left|\mathrm{V}_{\mathrm{Tp}}\right|$, eliminating static power in successor gates.
$\square$ The design is modular -- all gates use exactly the same topology.

CPL
The main disadvantages is that turning off a zero- $\mathrm{V}_{\mathrm{T}}$ device is hard (plus it has a reduced noise margin).


Note that a 4-input NAND requires three 2-input NANDs + buffer for $\mathbf{1 4}$ transistors, which is $>\mathbf{8}$ for the full complementary version!

The applicability of CPL is strongly dependent on the logic function to be implemented, e.g. 2-transistor XOR good for multipliers and adders.

CPL is extremely fast and efficient. Routing overhead is significant however.

Dynamic Logic
Dynamic logic reduces the fan-in, similar to pseudo-NMOS, without the static power consumption.


Precharge
When $\phi=0$, the output node $O u t$ is precharged to $\mathrm{V}_{\mathrm{DD}}$ by $\mathrm{M}_{\mathrm{p}}$.

Evaluation:
When $\phi=1, \mathrm{M}_{\mathrm{e}}$ is on and node Out discharges conditionally, depending on the value of the input signals.

Dynamic Logic
If no path exists during evaluate, then $O u t$ remains high via $\mathrm{C}_{\mathrm{L}}$ (diffusion, wiring and gate capacitance).

Note that once Out is discharged, it cannot be recharged.
Therefore, the inputs can make at most one transition during evaluation.

## Properties:

- The logic function is implemented in the NMOS pull-down network.
- The \# of transistors is $\mathbf{N}+2$ instead of $2 \mathbf{N}$
$\square$ It is non-ratioed (noise margin does not depend on transistor ratios).
$\square$ It only consumes dynamic power.
$\square$ Faster switching due to reduced internal and downsteam capacitance.


## Steady-state behavior

$\mathrm{V}_{\mathrm{OL}}$ and $\mathrm{V}_{\mathrm{OH}}$ are GND and $\mathrm{V}_{\mathrm{DD}}$.

Our standard definitions of noise margins and switching thresholds do not include time, which is required in this case.

## Dynamic Logic

## Steady-state behavior (cont):

For example, noise margins depend on the length of the evaluate.
If clk is too long, leakage affects the high output level significantly.

Since the pull down network starts to conduct when the input signal exceeds $\mathrm{V}_{\mathrm{Tn}}$, it is reasonable to set $\mathrm{V}_{\mathrm{M}}, \mathrm{V}_{\mathrm{IH}}, \mathrm{V}_{\mathrm{IL}}=\mathrm{V}_{\mathrm{Tn}}$.

Therefore, $\mathrm{NM}_{\mathrm{L}}$ is very low.

Note that this is a conservative estimate since subthreshold leakage occurs for inputs below $\mathrm{V}_{\mathrm{Tn}}$.

Also note that the high output level is sensitive to noise and coupling disturbances because of its high output impedance.

The high value of $\mathrm{NM}_{\mathrm{H}}$ compensates for this increased sensitivity.

## Dynamic Logic

## Dynamic behavior

Also, after precharge, the output is high. Therefore, $\mathrm{t}_{\mathrm{pLH}}=0$ !
This is somewhat unfair since it ignores the precharge time.

The designer is free to choose the size of the PMOS device, smaller is faster but increases load and $\mathrm{t}_{\mathrm{pHL}}$.

The $\mathrm{t}_{\mathrm{pHL}}$ is proportional to $\mathrm{C}_{\mathrm{L}}$ and current-sinking capabilities of PDN. $\mathrm{M}_{\mathrm{e}}$ slows down the gate a little.


## Dynamic Logic

There are three sources of noise

- Charge Leakage


Via reversed-biased
diffusion diodes
 and subthreshold leakage

Sets the minimum clock to 250 Hz to 1 kHz (testing difficulties)
■ Charge Sharing


If $\Delta V_{\text {out }}>V_{T n}$ then $V_{\text {out }}$ and $V_{x}$ reach the same value.
$\Delta V_{\text {out }}=-V_{D D}\left(\frac{C_{a}}{C_{a}+C_{L}}\right)$

Target is to keep $\Delta V_{\text {out }}<\left|V_{T p}\right|$ since output may drive a static gate. $\mathrm{C}_{\mathrm{a}} / \mathrm{C}_{\mathrm{L}}<0.2$.

## Dynamic Logic

One way to combat both of these:


Pseudo-static: $\mathrm{M}_{\mathrm{bl}}$ is a highly resistive (long and narrow) PMOS transistor. Alternatively, precharge internal nodes using a clock driven PMOS

■ Clock Feedthrough
The clock is coupled to the storage node via $\mathrm{C}_{\mathrm{gs}}$ and gate-overlap caps.
May forward bias the junction and inject electrons into substrate.

## DOMINO Logic

Cascading Dynamic gates



Fix is to restrict the inputs to making only a $0->1$ transition during eval.


## DOMINO Logic

During evaluation, either the output of the first DOMINO stays at 0 (no delay!) or makes a $0->1$ transition.

The transition may ripple all the way down the chain.

Properties:
■ Only non-inverting logic can be implemented.

- Appropriate for complex, large fan-out circuits such as ALUs or control circuits.
$\square$ Very high speeds can be achieved, $\mathrm{t}_{\mathrm{pHL}}=0$.

In the past, DOMINO was used in the design of a number of high speed ICs.
The first 32-bit microprocessor (BellMAC 32) used it.

Recently, pure DOMINO circuits are rare, mainly due to the non-inverting logic property.
np-CMOS Logic
PUN networks replace the static inverters.


Note that the $\phi$ p blocks are driven with the Clk_bar so that the precharge and evaluate periods coincide.
np-CMOS logic style is $\mathbf{2 0 \%}$ faster than DOMINO, despite the slower PMOS pull-up devices.

The DEC alpha-processor (first at 250 MHz ) used this logic extensively.

Disadv: $\mathrm{NM}_{\mathrm{L}}=\mathrm{V}_{\mathrm{Tn}}$ and $\mathrm{NM}_{\mathrm{H}}=\left|\mathrm{V}_{\mathrm{Tp}}\right|$.

## Power Consumption

We've already discussed sources of power consumption in CMOS inverter.

$$
P_{d y n}=C_{L} V_{D D}^{2} f_{0->1}
$$

We now discuss the effects of switching activity, glitching and direct-path current.

Note that the factor $f_{0->1}$ complicates the analysis for complex gates.

Factors affecting the switching activity include the statistics of the input signals, the circuit style (dynamic/static), the function, and network topology.

These are incorporated by:

$$
P_{d y n}=C_{L} V_{D D}^{2} P_{0->1} f
$$

where $f$ is the average event rate, and $\mathrm{P}_{0->1}$ is the probability an input transition results in a $0->1$ power-consuming event.

## Complex Static Gate Power Consumption

Consider a 2-input NOR gate, assume the input signals have a uniform distribution of high and low values.
e.g., the 4 input combinations, $A B=00,01,10,11$, are equally likely.

Therefore, the probability the output is low or high is $3 / 4$ and $1 / 4$, respectively.
The probability of an energy consuming transition is the probability that the output is initially low, $3 / 4$, times the probability it will become high, $1 / 4$.

$$
\begin{gathered}
P_{0 \rightarrow 1}=P_{0} P_{1}=\left(1-P_{1}\right) P_{1}=\frac{3}{4} \times \frac{1}{4}=\frac{3}{16} \\
3 / 4 \times 3 / 4=9 / 16
\end{gathered}
$$

Complex Static Gate Power Consumption
Note that the output probabilities are no longer uniform.

This suggests that the input signals are not uniform, since gates are typically cascaded.

The probability that the output is $1\left(\mathrm{P}_{1}\right)$ is a function of the input distributions, $\mathrm{P}_{\mathrm{A}}$ and $\mathrm{P}_{\mathrm{B}}$ (the probabilities the inputs are 1).

$$
P_{1}=\left(1-P_{A}\right)\left(1-P_{B}\right) \quad \text { for the NOR gate. }
$$

The transition probability is then:

$$
P_{0->1}=\left(1-P_{1}\right) P_{1}=\left[1-\left(1-P_{A}\right)\left(1-P_{B}\right)\right]\left[\left(1-P_{A}\right)\left(1-P_{B}\right)\right]
$$

3-D graph shown in text.
Derive these expressions for AND, OR and XOR.

Complex Static Gate Power Consumption
For example:


No reconvergent fan-out

With no reconvergent fan-out, the probability that $X$ undergoes a power consuming transistion is $3 / 16$.
$X=1,3$ out of 4 times. Therefore, $X$ has an uneven distribution yielding a transition probability on $Z$ as:

$$
Z=\left(1-P_{X} P_{C}\right) P_{X} P_{C}=\left(1-\frac{3}{4} \times \frac{1}{2}\right)\left(\frac{3}{4} \times \frac{1}{2}\right)=\frac{15}{16}
$$

The orderly calculations from input to output is not possible for

- Circuits with feedlback (sequential circuits).
$\square$ Circuits with reconvergent fanout.

Complex Static Gate Power Consumption
In the latter case, the input signals are not independent.


The procedure above yeilds $15 / 64$ for the transition probability.
However, reduction yields $Z=B$, and the $\mathrm{P}_{0->1}$ transition probability on $Z$ is (1/2 X $1 /$ $2)=1 / 4$.

Conditional probabilities take signal inter-dependencies into account.
For example, $Z=1$ iff $B$ and $X=1$.

$$
P_{Z}=P(Z=1)=P(B=1, X=1)
$$

This expresses the probability that $B$ and $X$ are 1 simultaneously.

If a dependency exists, a conditional probability is required for expansion:

$$
P_{Z}=P(X=1 \mid B=1) \cdot P(B=1 \mid X=1)=P(X=1 \mid B=1) \cdot P(B=1)
$$

## Dynamic Gate Power Consumption

What about dynamic circuits?
During precharge, the output node is charged to 1 .

Therefore, power is consumed every time the PDN is on (output is 0 ), independent of the preceding or following values!

Power consumption is determined solely by signal value probabilities, and not by transition probabilities.

These is always larger than the transition probability, since the latter is the product of two signal probabilities both of which is smaller than 1 .

For example, the 0 -probability of a 2 -input NOR is

$$
P_{0}=\left(P_{A}+P_{B}-P_{A} P_{B}\right)
$$

If the inputs are equally probably, there is a $75 \%$ chance of a $l->0$.

$$
P_{N O R}=0.75 C_{L} V_{D D}^{2} f_{c l k}
$$

Note $\mathrm{C}_{\mathrm{L}}$ is smaller than a static gate but the clock load must be considered.

## Glitches in Static CMOS Circuits

The finite propagation delay through gates in a network can cause spurious transitions called glitches, critical races or dynamic hazards.

These are multiple transitions during a single clock cycle.


Assume a unit delay and all inputs arrive at the same time.

The second NOR evaluates twice, the first one with the previous value of $X$. This consumes unnecessary power.


Unit delay

Redesign can eliminate glitches by matching delays along signal paths.

## Summary

Choosing a logic style depends on Ease of design, Robustness, System clocking requirements, Fan-out, Functionality and Testing.

Static is robust and easy to design (ameanable to design automation).
Complementary complex gates are expensive in area and performance.
Pseudo-NMOS is simple and fast but reduces noise margins and increases power consumption.
Pass-transistor logic is good for certain classes of circuits (MUX/adders).
Dynamic logic gives fast and small circuits but complicates the design process and restricts the minimum clock rate.

For a 4-input NAND gate:

| Style | Ratioed | Static power | \# of trans. | Area (um ${ }^{2}$ ) | delay (ns) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Complementary | No | No | 8 | 533 | 0.61 |
| Pseudo-NMOS | Yes | Yes | 5 | 288 | 1.49 |
| CPL | No | No | 14 | 800 | 0.75 |
| Dynamic (np) | No | No | 6 | 212 | 0.37 |

