Low Energy Sketching Engines on Many-Core Platform for Big Data Acceleration

Amey Kulkarni, Tahmid Abtahi, Emily Smith and Tinoosh Mohsenin
Department of Computer Science & Electrical Engineering
University of Maryland, Baltimore County
{ameyk1,abtahi1,smithe1,tinoosh}@umbc.edu

ABSTRACT

Almost 90% of the data available today was created within the last couple of years, thus Big Data set processing is of utmost importance. Many solutions have been investigated to increase processing speed and memory capacity, however I/O bottleneck is still a critical issue. To tackle this issue we adopt Sketching technique to reduce data communications. Reconstruction of the sketched matrix is performed using Orthogonal Matching Pursuit (OMP). Additionally we propose Gradient Descent OMP (GD-OMP) algorithm to reduce hardware complexity. Big data processing at real-time imposes rigid constraints on sketching kernel, hence to further reduce hardware overhead both algorithms are implemented on a domain specific many-core platform. GD-OMP algorithm is evaluated for image reconstruction on MATLAB and the proposed many-core architecture. Implementation results show that for large matrix sizes GD-OMP algorithm is 1.3× faster and consumes 1.4× less energy than OMP algorithm implementations. Compared to GPU and Quad-Core CPU implementations the proposed many-core reconstructs 5.4× and 9.8× faster respectively for large signal sizes with higher sparsity.

Categories and Subject Descriptors
B.2 [ARITHMETIC AND LOGIC STRUCTURES]: Design Styles Parallel, Pipeline; B.2.4 [High-Speed Arithmetic]: Algorithms

Keywords
OMP; Compressive Sensing; Many-Core; High Performance and Reconfigurable Architecture

1. INTRODUCTION

In past decade one of challenges that the research community has faced is Big Data processing on hardware. Big Data is everywhere as sensors and servers produce large amount of data at every second. Thus to perform intelligent data analysis, large amounts of data needs to be processed fast. Three problems have been constantly discussed in Big Data hardware processing namely storage, processing and memory bandwidth bottleneck. Streaming applications generate a humongous amount of data and needs to be processed in real-time, however huge generated data sets require large memory storage and thus high processing times [7]. To solve this issues we propose to adapt Sketching techniques. Sketching represents data set concisely while keeping properties of data set intact. It can reduce the size of data set by upto 70%. However recovery of sketched data set should have less error rates with low computational complexity. Also, recovery algorithms should have lower hardware overhead in terms of energy and latency per operation.

Big data applications need to process large amount amount of data thus it increases processing time. Therefore adapted Sketching technique to reduce processor bandwidth, needs to perform real-time tasks with low hardware overhead and should be scalable. In this paper, we take advantage of a domain specific PENC many-core architecture in order to reduce hardware overhead of sketching module. The proposed many-core platform has shown efficiency in various DSP and Machine Learning applications. Domain specific many-core architectures are considered to be better than CPUs and GPUs since it has small low power processing cores which can be operated in parallel to speed-up the application. The many-core architecture reduces processing time by implementing sketching kernels in parallel, whereas energy efficiency is increased by introducing low power processing cores with GALS routing architecture.

Though adopting sketching techniques demonstrates various advantages, reconstruction of sketched signal is computationally complex [6]. The paper implements OMP algo-
In this section, we discuss OMP algorithm and proposed Gradient Descent OMP (GD-OMP) technique. OMP is a greedy algorithm; it finds the sparsest solution iteratively by computing support of $x$ and subtracting it from measurement vector $y$ at every iteration. OMP has three different phases, Identification, Augmentation and Residual Update as explained in Algorithm 1. In Identification phase, index $i$ of highest magnitude of $\phi \ast R$ is chosen as potential vector to find closest approximation to $x$. At each iteration, index $i$ is added to the list of estimated support vectors in Augmentation phase. In the Residual update phase new estimation and residual are calculated for next iteration. In this phase first, formed $Q$ augmented matrix is used in Least Square regression model to find linear relationship between augmented matrix $Q$ and measured vector $y$. Finally, the amount of contribution that column $y$ provides is subtracted to obtain a residue. The OMP algorithm takes $k$ iterations to determine correct set of columns [10].

The Identification phase mainly contributes to latency of operations whereas computational complexity of OMP algorithm is dominated by Residual Update phase. Following section 2.2 discuss about proposed reduced hardware complexity modification to OMP.

### 2.2 Gradient Descent OMP

Least Square kernel is the most computationally intensive kernel among all in OMP algorithm. Least Square kernel consists of Matrix Inversion module which increases the hardware area and power. In this work, we propose to use Stochastic Gradient Descent technique to reduce hardware cost instead of Matrix Inversion based least square calculations. Gradient Descent is first order iterative based function minimizing technique in which $\alpha$ steps are taken towards positive gradient of the function. Khandekar et al. [3] shows that gradient descent function guarantees recovery under Restricted Isometric Property (RIP) conditions. Algorithm 3 shows the integration of gradient descent function (Algorithm 2) with OMP algorithm.

### 2.3 Proposed Many-Core Architecture: PENC

PENC is composed of 64 processing clusters (192 Cores)
connected through routers in a three-level hierarchical tree. The lowest level consists of four clusters connected by a router with five ports: one for each cluster and one for communication to the next level. Three processing nodes and a shared memory compose a cluster and communicate with each other and a low-latency bus. Figure 2 shows PENC architecture and its kernel with post layout analysis of bus-based cluster architecture on 65nm CMOS technology.

2.3.1 Bus-Based Cluster

Each 16-bit core consists of a six-stage processor pipeline, 128-deep instruction and data memories, and 16 registers. For all ALU instructions, the sources and destinations can be either registers or local data memory references. In either case, the read data is available before the execute stage, eliminating the need for separate LD and ST instructions for applications whose state fits in the local data memory. Register accesses are resolved in the Instruction-Decode stage, and accesses to a core’s local data memory are resolved in the Memory-Decode stage.

Cores use the IN and OUT instructions to communicate with each other. When a core executes an OUT instruction, the data and relevant addressing information is packetized and sent to its output FIFO. When data is present in a core’s output FIFO, it requests to use the bus. The bus then arbitrates between requests, only granting those whose transactions can be completed. Each core has an input FIFO, and if the input FIFO corresponding to the OUT is not full, the OUT can be completed.

The node wraps the processing core pipeline with layers of buffering and is the level that interacts with the bus. The architecture in Figure 2 shows input and output FIFOs to store data to be sent to and received from the bus. The destination address and data fields tell the recipient core where to store the data.

The processing core contains additional buffering on the input in the form of a 32-element content-addressable memory (CAM). It is used to store packets from the bus and allow a finite state machine to find a word where the source core field corresponds to that in the IN instruction itself. For example, if the core is executing IN 3, the FSM searches through the CAM to find the first word whose source core is equal to three. This word is then presented to the processing core and processing continues.

2.3.2 Distributed Cluster Memory

Within each cluster, three 1024x16 SRAM cells compose a Distributed Cluster Memory (DCM). The processor nodes within the cluster can all access the cluster memory via the bus. To access the memory, cores use two memory instructions: LD and ST. The maximum depth of the cluster memory is $2^{16}$ words since registers and data memory are both 16-bits wide and can therefore support a 16-bit memory address.

Using data memory as operands for instructions is still beneficial to using LD and ST from an efficiency standpoint because of the one-cycle read/write capability. Referencing data from the cluster memory has latency and requires a separate instruction, which reduces the overall instructions per cycle that the pipeline can complete. However, the LD and ST instructions enable the use of a much larger addressable space, which allows the PENC to support this application.

2.3.3 Programming and Evaluation Methodology

Our many-core development environment includes an architecture simulator written in Java. The simulator serves as a reference implementation of the architecture; its purpose is to make testing, refining, and enhancing the architecture easier. Each task of OMP algorithm is first implemented in assembly language on every processing core using many-core simulator. ASCII files generated by many-core simulator are used to program each core individually. The simulator reads in the assembled code as well as an initial state for the register file and data memory in each core. It then models the functionality of the processor and calculates the final state of register files and data memories. For execution time and energy consumption analysis, both algorithms are implemented on the hardware model of the PENC many-core platform and simulated using Cadence NC-Verilog. The activity factor is then derived and is used by the Cadence Encounter tool for accurate power computation. The many-core simulator reports statistics such as the number of cycles.
required for ALU, branch, and communication instructions which are used for the throughput analysis of the PENC many-core architecture.

3. APPLICATION MAPPING

3.1 OMP Algorithm Mapping

Figure 3 shows the task graph for OMP mapping on PENC platform. In identification phase, Dot and Sort kernel performs dot product between the measurement matrix \((\Phi)\) and Residual vector \((R)\). We preload the measurement matrix \((\phi)\) into Cluster Memory. The index of highest element of the dot product is stored on data memory of one of the cores. The index \(i\) of the measurement matrix is fetched to obtain \(Q\) matrix in augmentation phase. The residue update phase consists of Least Square kernel, it performs matrix-matrix multiplication, matrix-vector multiplication and matrix inversion. The \(Q\) matrix is accessed from cluster memory. At each iteration size of \((Q^T)\) matrix increments, hence reconfigurable matrix inversion is implemented using LU decomposition algorithm. OMP algorithm has interdependent kernels, thus cores can be reused to reduce resource consumption.

We implement OMP algorithm mapping for three different image sizes i.e. 128 \(\times\) 128, 256 \(\times\) 256, and 512 \(\times\) 512 with 2\(\times\), 4\(\times\), and 8\(\times\) parallelism among the kernels. For the serial implementation \((1\times)\) of OMP algorithm for 128 \(\times\) 128 image size with 16 sparsity \((k)\), 9 cores are utilized with measurement matrix stored in 2 cluster memories. It has been observed that DS kernel residing in Identification phase is the bottleneck of the implementation, it needs 46% of overall clock cycles. The throughput of the 1\(\times\) implementation is 6760 clock cycles per column equaling 53 clock cycles per Byte. However for 2\(\times\) implementation 18 cores were utilized with measurement matrix stored in 4 cluster memories. For 2\(\times\) implementation DS kernel has been implemented on 16 cores, the cores are reused for matrix-matrix, matrix-vector and vector-vector operations. The throughput of the 2\(\times\) implementation is 3272 clock cycles per column equaling 25 clock cycles per Byte. Furthermore we experimented with 4\(\times\) and 8\(\times\) implementations to reduce execution time and increase throughput, the results shows 4\(\times\) implementation takes 14 clock cycles per Byte whereas 8\(\times\) implementation requires 9 clock cycles per Byte.

For image size of 256 \(\times\) 256 with sparsity \((k)\) of 32, the measurement matrix \((\Phi)\) is stored on 8 cluster memories. In serial implementation of 256 \(\times\) 256, identification and residual update phase required 42% and 46% of overall clock cycles. The throughput for serial implementation is 36,455

3.2 GD-OMP Algorithm Mapping

GD-OMP algorithm reduces hardware complexity of the OMP algorithm by replacing least square kernel residing in residual update phase with stochastic gradient descent function. Thus GD-OMP algorithm does not include LU decomposition, it only consist of simple matrix multiplication kernels. The stochastic gradient descent function is repeated for 100 iterations for best reconstruction quality. Identification and augmentation phase of the both OMP and GD-OMP algorithm is implemented in same way. In GD-OMP the residual phase consists of matrix-vector multiplications only, thus cores used for Identification phase are reused.

GD-OMP algorithm is also implemented for three different image sizes i.e. 128 \(\times\) 128, 256 \(\times\) 256, and 512 \(\times\) 512 with 2\(\times\), 4\(\times\), and 8\(\times\) parallelism among the kernels. The GD-OMP can be mapped into one kernel, since its algorithmic complexity is less than the OMP algorithm. However since it needs to store the measurement matrix on shared memory, hence the number of cluster is at least ceiling (Size of measurement matrix / Size of share memory). For 128 \(\times\) 128 image size, the serial implementation requires 6 cores and 2 cluster memories. The results show that Residual update phase dominates the execution time and takes 58% of total clock cycles. The throughput of GD-OMP serial implementation is 19,783 clock cycles per column equaling 154 clock cycles per Byte. The 2\(\times\) implementation achieves throughput of 7875 clock cycles per column, increasing by 2.4\(\times\) as
Figure 5: Single Column Execution Time Analysis of OMP and GD-OMP algorithm on Proposed PENC Platform, experiments were performed on three image sizes and different level of parallelism.

Figure 6: Execution Time Analysis with multiple copies of OMP and GD-OMP algorithm on Proposed PENC Platform for different image sizes and level of parallelism, where NC= Number of Copies made compared to $2 \times$ implementation of OMP for $128 \times 128$ image size. However the core count also reduced by $1.5 \times$ requiring only 12 cores. For $4 \times$ ad $8 \times$ implementations computation-to-communication ratio (CCR) decreases, hence reducing performance of the GD-OMP algorithm. Throughput in terms of clock cycles per column drops by $2.9 \times$ and $3 \times$ respectively.

For $256 \times 256$ image size with sparsity of 32, serial implementation of GD-OMP algorithm requires 24 cores with 8 cluster memories. The throughput of GD-OMP algorithm is 21,729 clock cycles per column equaling 84 clock cycles per Byte. The GD-OMP implementation shows $1.7 \times$ improvement in clocks per column and achieves almost $2 \times$ improvement in Area-Delay-Product (ADP) as compared to serial implementation of OMP algorithm for $256 \times 256$. Parallel implementation ($2 \times$) also shows $1.2 \times$ improvement in clock cycles per column and $1.4 \times$. However for $4 \times$ and $8 \times$ implementation CCR reduces thus curtailing throughput performance of GD-OMP algorithm by $1.5 \times$ as compared to OMP algorithm for both $4 \times$ and $8 \times$ implementations.

Figure 7: Throughput vs Number of Cores Analysis for OMP and GD-OMP algorithm (A) $128 \times 128$ (B) $256 \times 256$ image size

Table 1: Power Analysis of the proposed PENC many-core architecture at 1GHz and 1V

<table>
<thead>
<tr>
<th>Kernel</th>
<th>100% Active (mW)</th>
<th>Stall (mW)</th>
<th>Leakage (mW)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Processor</td>
<td>37.5</td>
<td>19.49</td>
<td>0.3</td>
</tr>
<tr>
<td>Cluster-Bus</td>
<td>3.19</td>
<td>-</td>
<td>0.05</td>
</tr>
<tr>
<td>Hierarchical Router</td>
<td>97.3</td>
<td>-</td>
<td>0.8</td>
</tr>
<tr>
<td>Cluster</td>
<td>115.8</td>
<td>-</td>
<td>1.69</td>
</tr>
</tbody>
</table>

4. IMPLEMENTATION RESULTS

Big Data processing establish rigid constraints on processing time, in this paper Sketching technique is introduced before Big data processing to reduce I/O bandwidth i.e. data transfers between external memory and Big data processing platform as shown in Figure 1. OMP and GD-OMP sketching algorithms are mapped on PENCs, which works in tandem with general purpose CPU platform [5],[4]. Therefore sketching algorithms should have lower hardware overhead i.e. area and energy efficient with lower execution time. In this section, we first perform hardware overhead analysis and later compare our work with previously published work on ASIC, FPGA, and GPU platforms.

4.1 Execution Time Analysis

Both OMP and GD-OMP algorithms are implemented on PENCs in serial ($1 \times$), and parallel ($2 \times$, $4 \times$ and $8 \times$). The serial implementation of the algorithm requires least number of cores but execution time is higher, whereas parallel implementations require higher number of cores with reduction in execution time. Figure 5 shows execution time analysis for single column of image size for both algorithms. We implemented multiple copies of implementation to reduce overall image reconstruction (execution) time. In case of serial implementation we could implement more copies as compared to parallel implementations, thus reducing execution time. Figure 6 execution time required to reconstruct complete image using 192 cores. For $128 \times 128$ image size least execution time is $5.7 ms$ using 32 copies of OMP algorithm, whereas for $256 \times 256$ image size least execution time is $197.7 ms$ using 8 copies of GD-OMP algorithm. Moreover, GD-OMP also achieves least execution time $5.4 sec$s for $512 \times 512$ image size.

4.2 Energy Efficiency Analysis

Each core on the PENC platform can operate up to 1 GHz at 1.3 V. Detailed power analysis of PENC platform is enumerated in Table 1. PENC is connected through GALS
hierarchical tree routing architecture hence the un-used clusters can be shut off. The power of the processor drops to leakage power when the clocks is halted. Also, the processor power drops by almost 50% when its stalling.

The GD-OMP implementation requires less number of cores as compared to OMP implementations, however execution time performance is best when implemented for large matrix sizes. Thus GD-OMP has lower energy efficiency for 128 × 128 image size and lower energy consumption of 0.49 mJ is achieved when OMP is mapped with 9 cores and 2 cluster memories. For 256 × 256 image size, GD-OMP consumes low energy 6.9 mJ, 2× less as compared to OMP algorithm. GD-OMP also consumes least energy 88 mJ among all 512 × 512 implementations.

4.3 Area Efficiency Analysis

In terms of our 64 cluster many-core architecture less modular area which is represented by number of cores implies we can map several modules to operate in parallel. To evaluate area efficiency we use ThroughputPerCore (TPC) metric. TPC is the ratio between the throughput of each design and the number of cores used for implementation. Following techniques were adapted for core area optimization:

- In OMP implementation Q*Q and LU decomposition kernels were fused together saving 6 cores for 256 × 256 4× implementation. In a similar way, residual update kernels were fused together saving another 12 cores in the same implementation.

- In GD-OMP implementation DS, GD and Residual update kernels were fused together to save 48 cores in 256 × 256 4× implementation.

- In GD-OMP implementation the proposed many-core architecture consisting of 192 processing core connected through hierarchical tree routers to reduce hardware overhead. PENCs work as a co-processor in tandem with general purpose CPU to accelerate Big Data processing it. The GD-OMP algorithm is proposed to reduce area overhead of the sketching kernel. We implemented OMP and GD-OMP algorithm for three different image sizes with four level of parallelism. The results shows that GD-OMP is efficient for large matrix sizes, for 512 × 512 image size it requires 1.4× less execution time, and 2× less Energy-Delay-Area product. However OMP works better for 128 × 128 matrix size, it requires 2.9× less execution time, and 3.5× less Energy-Delay-Area product. Compared to GPU and Quad-Core CPU implementations the proposed many-core reconstructs 5.4× and 9.8× faster respectively for large signal sizes with higher sparsity.

5. CONCLUSION

In this paper we adopt sketching framework to reduce I/O bottleneck for Big data acceleration. We propose PENCs many-core architecture consisting of 192 processing core connected through hierarchical tree routers to reduce hardware overhead. PENCs work as a co-processor in tandem with general purpose CPU to accelerate Big Data processing it. The GD-OMP algorithm is proposed to reduce area overhead of the sketching kernel. We implemented OMP and GD-OMP algorithm for three different image sizes with four level of parallelism. The results shows that GD-OMP is efficient for large matrix sizes, for 512 × 512 image size it requires 1.4× less execution time, and 2× less Energy-Delay-Area product. However OMP works better for 128 × 128 matrix size, it requires 2.9× less execution time, and 3.5× less Energy-Delay-Area product. Compared to GPU and Quad-Core CPU implementations the proposed many-core reconstructs 5.4× and 9.8× faster respectively for large signal sizes with higher sparsity.
6. REFERENCES


