



Combinational Circuits

Combinational Circuits

Multiplexer example: Estimate the delay of NAND and compound gate designs of a mux with maximum capacitance of 16 units on each input and an output load of 160 units



Combinational Circuits

CMPE 413

Combinational Circuits

Example (contd.): Annotate transistor sizes to achieve the above delays



AN HONORS UNIVERSITY IN MARYLAN

Combinational Circuits

Input Ordering

We were using a very simple delay model

Let's calculate the parasitic delay for Y falling, considering input arrival times i.e.

- If A arrives latest?
- If B arrives latest?



With A arriving the latest the delay is 2τ

However with B arriving the latest the delay is 2.33τ

Outer input is the one closest to the supply rail (B)

Inner input is the closest to the output (A)

If input arrival times are known, connect the latest input to the inner terminal

Combinational Circuits

Asymmetric Gates

Asymmetric gates favor one *input* over the other

E.g. Suppose input A is the most critical

Use smaller transistor on A (less C)

Boost size of non-critical input

This keeps the total resistance the same

 $g_{A} = 10/9$

```
g_{RESET} = 2
```

 $g_{TOTAL} = g_A + g_{RESET} = 28/9$

Asymmetric gate approaches g=1 on critical input but total logical effort goes up

Symmetric gates

Inputs can be made perfectly symmetric



Combinational Circuits

Skewed Gates

Skewed gates favor one *edge* over the other

Ex: Rising output of the inverter is the most critical Downsize the non-critical NMOS transistor



Definition: Logical effort of a skewed gate for a particular transition is the ratio of the input capacitance of that gate to the input capacitance of an unskewed inverter delivering the same output current for the same transition $g_u = 2.5/3 = 5/6$, $g_d = 2.5/1.5 = 5/3$

Skewed gates reduce size of non-critical transistors

Logical effort is smaller for preferred direction but larger for the other direction



Combinational Circuits

CMPE 413

Asymmetric Skew

Combine asymmetric and skewed gates

Downsize non-critical transistors on unimportant input

Reduce parasitic delay for critical input





Combinational Circuits

Best P/N Ratio

We have been selecting the P/N ratio to obtain unit rise and fall resistance (2-3 for inverter) Alternative: choose ratio for least average delay Eg: Inverter delay, driving an identical inverter ($\mu = P/N$ ratio) $t_{pdf} = (P+1)$ $t_{pdr} = (P + 1) (\mu/P)$ $t_{pd} = (P+1) \left(1 + \mu/P\right) / 2 = (P+1 + \mu + \mu/P) / 2$ Differentiate wrt P, least delay for $P = \sqrt{\mu}$ In general, best P/N ratio is sqrt of that giving equal delay Only improves average delay slightly for inverters But significantly reduces both area and power Inverter NAND2 NOR₂



Combinational Circuits

Combination Circuit Observations

For speed:

- NAND vs. NOR
- Many simple stages vs. fewer high fan-in stages
- Latest-arriving input

For area and power:

Many simple stages vs. fewer high fan-in stages